Datasheet ADG5433W (Analog Devices) - 4

制造商Analog Devices
描述High Voltage, Latch-up Proof, Triple SPDT Switches
页数 / 页20 / 4 — ADG5433W. Data Sheet. ±20 V DUAL SUPPLY. Table 2. Parameter. Min. Typ1. …
修订版A
文件格式/大小PDF / 387 Kb
文件语言英语

ADG5433W. Data Sheet. ±20 V DUAL SUPPLY. Table 2. Parameter. Min. Typ1. Max. Unit. Test Conditions/Comments

ADG5433W Data Sheet ±20 V DUAL SUPPLY Table 2 Parameter Min Typ1 Max Unit Test Conditions/Comments

该数据表的模型线

文件文字版本

link to page 14 link to page 14 link to page 14 link to page 14 link to page 15 link to page 15 link to page 15 link to page 15 link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 4 link to page 4
ADG5433W Data Sheet ±20 V DUAL SUPPLY
VDD = +20 V ± 10%, VSS = −20 V ± 10%, GND = 0 V, unless otherwise noted.
Table 2. Parameter Min Typ1 Max Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance, RON 12.5 21 Ω VS = ±15 V, IS = −10 mA, VDD = +18 V, VSS = −18 V; see Figure 23 On-Resistance Match Between Channels, 0.3 1.4 Ω VS = ±15 V, IS = −10 mA ∆RON On-Resistance Flatness, RFLAT (ON) 2.3 3.5 Ω VS = ±15 V, IS = −10 mA LEAKAGE CURRENTS VDD = +22 V, VSS = −22 V Source Off Leakage, IS (Off) ±0.05 ±10 nA VS = ±15 V, VD =  15 V; see Figure 22 Drain Off Leakage, ID (Off) ±0.1 ±30 nA VS = ±15 V, VD =  15 V; see Figure 22 Channel On Leakage, ID (On), IS (On) ±0.1 ±30 nA VS = VD = ±15 V; see Figure 22 DIGITAL INPUTS Input High Voltage, VINH 2.0 V Input Low Voltage, VINL 0.8 V Input Current, IINL or IINH 0.002 µA VIN = VGND or VDD ±0.1 µA Digital Input Capacitance, CIN 6 pF DYNAMIC CHARACTERISTICS2 Transition Time, tTRANSITION 150 253 ns RL = 300 Ω, CL = 35 pF, VS = 10 V tON (EN) 152 253 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 tOFF (EN) 90 130 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 Break-Before-Make Time Delay, tD 17 36 ns RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 10 V; see Figure 29 Charge Injection, QINJ 176 pC VS = 0 V, RS = 0 Ω, CL = 1 nF; see Figure 31 Off Isolation −60 dB RL = 50 Ω, CL = 5 pF, f = 1MHz; see Figure 25 Channel-to-Channel Crosstalk −60 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 24 Total Harmonic Distortion + Noise 0.012 % RL = 1 kΩ, 20 V p-p, f = 20 Hz to 20 kHz; see Figure 26 −3 dB Bandwidth 140 MHz RL = 50 Ω, CL = 5 pF; see Figure 27 Insertion Loss −0.8 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 27 CS (Off) 15 pF VS = 0 V, f = 1 MHz CD (Off) 23 pF VS = 0 V, f = 1 MHz CD (On), CS (On) 52 pF VS = 0 V, f = 1 MHz POWER REQUIREMENTS VDD = +22 V, VSS = −22 V IDD 50 µA Digital inputs = 0 V or VDD 70 110 µA ISS 0.001 µA Digital inputs = 0 V or VDD 1 µA VDD/VSS ±9 ±22 V GND = 0 V 1 Typical specifications represent average readings at 25°C. 2 Guaranteed by design; not subject to production test. Rev. A | Page 4 of 20 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Revision History Specifications ±15 V Dual Supply ±20 V Dual Supply 12 V Single Supply 36 V Single Supply Continuous Current per Channel, Sx or Dx Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Trench Isolation Applications Information Outline Dimensions Ordering Guide Automotive Products