Datasheet ADG5433W (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | High Voltage, Latch-up Proof, Triple SPDT Switches |
| 页数 / 页 | 20 / 3 — Data Sheet. ADG5433W. SPECIFICATIONS ±15 V DUAL SUPPLY. Table 1. … |
| 修订版 | A |
| 文件格式/大小 | PDF / 387 Kb |
| 文件语言 | 英语 |
Data Sheet. ADG5433W. SPECIFICATIONS ±15 V DUAL SUPPLY. Table 1. Parameter. Min. Typ1. Max. Unit. Test Conditions/Comments
该数据表的模型线
文件文字版本
link to page 14 link to page 14 link to page 14 link to page 14 link to page 15 link to page 15 link to page 15 link to page 15 link to page 14 link to page 14 link to page 14 link to page 14 link to page 14 link to page 3 link to page 3
Data Sheet ADG5433W SPECIFICATIONS ±15 V DUAL SUPPLY
VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1. Parameter Min Typ1 Max Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance, RON 13.5 22 Ω VS = ±10 V, IS = −10 mA, VDD = +13.5 V, VSS = −13.5 V; see Figure 23 On-Resistance Match Between 0.3 1.4 Ω VS = ±10 V, IS = −10 mA Channels, ∆RON On-Resistance Flatness, RFLAT (ON) 1.8 3 Ω VS = ±10 V, IS = −10 mA LEAKAGE CURRENTS VDD = +16.5 V, VSS = −16.5 V Source Off Leakage, IS (Off) ±0.05 ±10 nA VS = ±10 V, VD = 10 V; see Figure 22 Drain Off Leakage, ID (Off) ±0.1 ±30 nA VS = ±10 V, VD = 10 V; see Figure 22 Channel On Leakage, ID (On), IS (On) ±0.1 ±30 nA VS = VD = ±10 V; see Figure 22 DIGITAL INPUTS Input High Voltage, VINH 2.0 V Input Low Voltage, VINL 0.8 V Input Current, IINL or IINH 0.002 µA VIN = VGND or VDD ±0.1 µA Digital Input Capacitance, CIN 6 pF DYNAMIC CHARACTERISTICS2 Transition Time, tTRANSITION 157 272 ns RL = 300 Ω, CL = 35 pF, VS = 10 V tON (EN) 160 274 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 tOFF (EN) 91 140 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 Break-Before-Make Time Delay, tD 21 45 ns RL = 300 Ω, CL = 35 p,F VS1 = VS2 = 10 V; see Figure 29 Charge Injection, QINJ 130 pC VS = 0 V, RS = 0 Ω, CL = 1 nF; see Figure 31 Off Isolation −60 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 25 Channel-to-Channel Crosstalk −60 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 24 Total Harmonic Distortion + Noise 0.01 % RL = 1 kΩ, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 26 −3 dB Bandwidth 145 MHz RL = 50 Ω, CL = 5 pF; see Figure 27 Insertion Loss −0.9 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 27 CS (Off) 14 pF VS = 0 V, f = 1 MHz CD (Off) 24 pF VS = 0 V, f = 1 MHz CD (On), CS (On) 53 pF VS = 0 V, f = 1 MHz POWER REQUIREMENTS VDD = +16.5 V, VSS = −16.5 V IDD 45 70 µA Digital inputs = 0 V or VDD ISS 0.001 1 µA Digital inputs = 0 V or VDD VDD/VSS ±9 ±22 V GND = 0 V 1 Typical specifications represent average readings at 25°C. 2 Guaranteed by design; not subject to production test. Rev. A | Page 3 of 20 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Revision History Specifications ±15 V Dual Supply ±20 V Dual Supply 12 V Single Supply 36 V Single Supply Continuous Current per Channel, Sx or Dx Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Trench Isolation Applications Information Outline Dimensions Ordering Guide Automotive Products
Data Sheet ADG5433W SPECIFICATIONS ±15 V DUAL SUPPLY
VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1. Parameter Min Typ1 Max Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance, RON 13.5 22 Ω VS = ±10 V, IS = −10 mA, VDD = +13.5 V, VSS = −13.5 V; see Figure 23 On-Resistance Match Between 0.3 1.4 Ω VS = ±10 V, IS = −10 mA Channels, ∆RON On-Resistance Flatness, RFLAT (ON) 1.8 3 Ω VS = ±10 V, IS = −10 mA LEAKAGE CURRENTS VDD = +16.5 V, VSS = −16.5 V Source Off Leakage, IS (Off) ±0.05 ±10 nA VS = ±10 V, VD = 10 V; see Figure 22 Drain Off Leakage, ID (Off) ±0.1 ±30 nA VS = ±10 V, VD = 10 V; see Figure 22 Channel On Leakage, ID (On), IS (On) ±0.1 ±30 nA VS = VD = ±10 V; see Figure 22 DIGITAL INPUTS Input High Voltage, VINH 2.0 V Input Low Voltage, VINL 0.8 V Input Current, IINL or IINH 0.002 µA VIN = VGND or VDD ±0.1 µA Digital Input Capacitance, CIN 6 pF DYNAMIC CHARACTERISTICS2 Transition Time, tTRANSITION 157 272 ns RL = 300 Ω, CL = 35 pF, VS = 10 V tON (EN) 160 274 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 tOFF (EN) 91 140 ns RL = 300 Ω, CL = 35 pF, VS = 10 V; see Figure 30 Break-Before-Make Time Delay, tD 21 45 ns RL = 300 Ω, CL = 35 p,F VS1 = VS2 = 10 V; see Figure 29 Charge Injection, QINJ 130 pC VS = 0 V, RS = 0 Ω, CL = 1 nF; see Figure 31 Off Isolation −60 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 25 Channel-to-Channel Crosstalk −60 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 24 Total Harmonic Distortion + Noise 0.01 % RL = 1 kΩ, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 26 −3 dB Bandwidth 145 MHz RL = 50 Ω, CL = 5 pF; see Figure 27 Insertion Loss −0.9 dB RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 27 CS (Off) 14 pF VS = 0 V, f = 1 MHz CD (Off) 24 pF VS = 0 V, f = 1 MHz CD (On), CS (On) 53 pF VS = 0 V, f = 1 MHz POWER REQUIREMENTS VDD = +16.5 V, VSS = −16.5 V IDD 45 70 µA Digital inputs = 0 V or VDD ISS 0.001 1 µA Digital inputs = 0 V or VDD VDD/VSS ±9 ±22 V GND = 0 V 1 Typical specifications represent average readings at 25°C. 2 Guaranteed by design; not subject to production test. Rev. A | Page 3 of 20 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Revision History Specifications ±15 V Dual Supply ±20 V Dual Supply 12 V Single Supply 36 V Single Supply Continuous Current per Channel, Sx or Dx Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Trench Isolation Applications Information Outline Dimensions Ordering Guide Automotive Products