Datasheet ADG5433, ADG5434 (Analog Devices) - 3

制造商Analog Devices
描述High Voltage Latch-Up Proof, Triple/Quad SPDT Switches
页数 / 页24 / 3 — Data Sheet. ADG5433/ADG5434. SPECIFICATIONS ±15 V DUAL SUPPLY. Table 1. …
修订版C
文件格式/大小PDF / 428 Kb
文件语言英语

Data Sheet. ADG5433/ADG5434. SPECIFICATIONS ±15 V DUAL SUPPLY. Table 1. Parameter. 25°C −40°C to +85°C −40°C to +125°C Unit

Data Sheet ADG5433/ADG5434 SPECIFICATIONS ±15 V DUAL SUPPLY Table 1 Parameter 25°C −40°C to +85°C −40°C to +125°C Unit

该数据表的模型线

文件文字版本

link to page 16 link to page 16 link to page 17 link to page 17 link to page 17 link to page 17 link to page 16 link to page 16 link to page 16 link to page 16 link to page 16 link to page 4
Data Sheet ADG5433/ADG5434 SPECIFICATIONS ±15 V DUAL SUPPLY
VDD = +15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1. Parameter 25°C −40°C to +85°C −40°C to +125°C Unit Test Conditions/Comments
ANALOG SWITCH Analog Signal Range VDD to VSS V On Resistance, RON 13.5 Ω typ VS = ±10 V, IS = −10 mA; see Figure 27 15 18 22 Ω max VDD = +13.5 V, VSS = −13.5 V On-Resistance Match Between 0.3 Ω typ VS = ±10 V, IS = −10 mA Channels, ∆RON 0.8 1.3 1.4 Ω max On-Resistance Flatness, RFLAT (ON) 1.8 Ω typ VS = ±10 V, IS = −10 mA 2.2 2.6 3 Ω max LEAKAGE CURRENTS VDD = +16.5 V, VSS = −16.5 V Source Off Leakage, IS (Off) ±0.05 nA typ VS = ±10 V, VD =  10 V ±0.25 ±1 ±7 nA max Drain Off Leakage, ID (Off) ±0.1 nA typ VS = ±10 V, VD =  10 V ±0.4 ±4 ±30 nA max Channel On Leakage, ID (On), IS (On) ±0.1 nA typ VS = VD = ±10 V; see Figure 26 ±0.4 ±4 ±30 nA max DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH 0.002 µA typ VIN = VGND or VDD ±0.1 µA max Digital Input Capacitance, CIN 6 pF typ DYNAMIC CHARACTERISTICS1 Transition Time, tTRANSITION 157 ns typ RL = 300 Ω, CL = 35 pF 207 245 272 ns max VS = 10 V tON (EN) 160 ns typ RL = 300 Ω, CL = 35 pF 196 241 274 ns max VS = 10 V; see Figure 34 tOFF (EN) 91 ns typ RL = 300 Ω, CL = 35 pF 106 138 140 ns max VS = 10 V; see Figure 34 Break-Before-Make Time Delay, tD 45 ns typ RL = 300 Ω, CL = 35 pF 21 ns min VS1 = VS2 = 10 V; see Figure 33 Charge Injection, QINJ 130 pC typ VS = 0 V, RS = 0 Ω, CL = 1 nF; see Figure 35 Off Isolation −60 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 29 Channel-to-Channel Crosstalk −60 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; Figure 28 Total Harmonic Distortion + Noise 0.01 % typ RL = 1 kΩ, 15 V p-p, f = 20 Hz to 20 kHz; see Figure 30 −3 dB Bandwidth 145 MHz typ RL = 50 Ω, CL = 5 pF; see Figure 31 Insertion Loss −0.9 dB typ RL = 50 Ω, CL = 5 pF, f = 1 MHz; see Figure 31 CS (Off) 14 pF typ VS = 0 V, f = 1 MHz CD (Off) 24 pF typ VS = 0 V, f = 1 MHz CD (On), CS (On) 53 pF typ VS = 0 V, f = 1 MHz Rev. C | Page 3 of 24 Document Outline Features Applications Functional Block Diagrams General Description Product Highlights Revision History Specifications ±15 V Dual Supply ±20 V Dual Supply 12 V Single Supply 36 V Single Supply Continuous Current per Channel, Sx or Dx Absolute Maximum Ratings ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Trench Isolation Applications Information Outline Dimensions Ordering Guide