Datasheet DA14531 (Dialog Semiconductor) - 10

link to page 117 link to page 117 link to page 119 link to page 121 link to page 122 link to page 124 link to page 126 link to page 128 link to page 130 link to page 132 link to page 133 link to page 135 link to page 138 link to page 139 link to page 140 link to page 141 link to page 143 link to page 144 link to page 145 link to page 147 link to page 153 link to page 155 link to page 155 link to page 156 link to page 157 link to page 158 link to page 160 link to page 161 link to page 161 link to page 161 link to page 162 link to page 163 link to page 371 link to page 372 link to page 21 link to page 24 link to page 30 link to page 30 link to page 31 link to page 33 link to page 33 link to page 34 link to page 34 link to page 35 link to page 35 link to page 35 link to page 36 link to page 36 link to page 37 link to page 37 link to page 38 link to page 38 link to page 39
DA14531 Ultra Low Power Bluetooth 5.1 SoC Final
Figure 53: Moving Backwards on Axis X ... 117 Figure 54: Digital Filtering and Edge Detection Circuit ... 117 Figure 55: Clockless Wakeup Controller Circuit .. 119 Figure 56: Clocked Wakeup Controller Block Diagram ... 121 Figure 57: Event Counter State Machine for the Wakeup Interrupt Generator ... 122 Figure 58: Timer 0 Block Diagram ... 124 Figure 59: Timer 0 PWM Mode ... 126 Figure 60: Timer 1 Block Diagram ... 128 Figure 61: Timer 2 Block Diagram ... 130 Figure 62: Timer 2 Timing Diagram ... 132 Figure 63: Watchdog Timer Block Diagram .. 133 Figure 64: Temperature Sensor Behavior ... 135 Figure 65: Keyboard Controller Block Diagram ... 138 Figure 66: Keyboard Scanner State Machine ... 139 Figure 67: GPIO Interrupt Generator State Machine .. 140 Figure 68: Port P0 with Programmable Pin Assignment and driving strength .. 141 Figure 69: Type A GPIO Pad - GPIO with Schmitt Trigger on Input ... 143 Figure 70: Type B GPIO Pad - GPIO with Schmitt Trigger and RC Filter on Input ... 144 Figure 71: Block Diagram of GPADC .. 145 Figure 72: GPADC Operation Flow Diagram .. 147 Figure 73: Real Time Clock Block Diagram .. 153 Figure 74: DCDC Block Diagram - Buck Configuration ... 155 Figure 75: DCDC Block Diagram - Boost Configuration ... 155 Figure 76: DCDC Efficiency in Buck Configuration ... 156 Figure 77: DCDC Efficiency in Boost Configuration .. 157 Figure 78: BLE Core Block Diagram ... 158 Figure 79: Entering BLE Deep Sleep mode .. 160 Figure 80: Exit BLE Deep Sleep Mode at Predetermined Time (Zoom In) ... 161 Figure 81: Exit BLE Deep Sleep Mode after Predetermined Time (Zoom In) ... 161 Figure 82: Exit BLE Deep Sleep Mode at Predetermined Time (Zoom Out) .. 161 Figure 83: Exit BLE Deep Sleep Mode Due to External Event ... 162 Figure 84: Bluetooth Radio Block Diagram ... 163 Figure 85: WLCSP17 Package Outline Drawing ... 371 Figure 86: FCGQFN24 Package Outline Drawing .. 372
Tables
Table 1: DA14531 WLCSP17 Ball Description.. 21 Table 2: DA14531 FCGQFN24 Pin Description .. 24 Table 3: Absolute Maximum Ratings ... 30 Table 4: Recommended Operating Conditions ... 30 Table 5: DC Characteristics... 31 Table 6: Timing Characteristics ... 33 Table 7: RCX Oscillator - Timing Characteristics .. 33 Table 8: XTAL32MHz Oscillator - Recommended Operating Conditions ... 34 Table 9: XTAL oscillator 32kHz - Recommended Operating Conditions .. 34 Table 10: XTAL oscillator 32kHz - Timing Characteristics .. 35 Table 11: RC32MHz Oscillaor - Timing Characteristics .. 35 Table 12: DCDC Converter - Recommended Operating Conditions... 35 Table 13: DCDC Converter - DC Characteristics .. 36 Table 14: LDO_LOW - Recommended Operating Conditions .. 36 Table 15: LDO_LOW - DC Characteristics .. 37 Table 16: Digital Pad - Recommended Operating Conditions .. 37 Table 17: Digital Pad - DC Characteristics .. 38 Table 18: Digital Pad with LPF - DC Characteristics ... 38 Table 19: Digital Pad with LPF - Recommended Operating Conditions ... 39
Datasheet Revision 3.1 09-Jul-2020
CFR0011-120-00 10 of 374 © 2020 Dialog Semiconductor

Document Outline General Description Key Features Applications Key Benefits System Diagram Contents Figures Tables 1 Block Diagram 2 Packages and Pinout 2.1 WLCSP17 2.2 FCGQFN24 3 Specifications 3.1 Absolute Maximum Ratings 3.2 Recommended Operating Conditions 3.3 DC Characteristics 3.4 Timing Characteristics 3.5 RCX Oscillator 3.6 XTAL32MHz Oscillator 3.7 XTAL32kHz Oscillator 3.8 RC32MHz Oscillator 3.9 DC-DC Converter 3.10 LDO_LOW Characteristics 3.11 Digital I/O Characteristics 3.12 Power On Reset 3.13 GP ADC 3.14 Temperature Sensor 3.15 Radio 4 System Overview 4.1 Internal Blocks 4.2 Power Management Unit 4.2.1 Introduction 4.2.2 Architecture 4.2.2.1 Digital Power Domains 4.2.2.2 Power Modes 4.2.2.3 VDD Level in Hibernation 4.2.2.4 Retainable Registers 4.2.3 Programming 4.2.3.1 Buck Configuration 4.2.3.2 Boost Configuration 4.2.3.3 Bypass Configuration 4.3 HW FSM (Power-up, Wake-up, and Go-to-Sleep) 4.3.1 Power-up/Wake-up in Buck Configuration 4.3.2 Power-up/Wake-up in Boost Configuration 4.3.3 Go-to-Sleep and Refresh Bandgap 4.4 OTP Memory Layout 4.4.1 OTP Header 4.4.2 Configuration Script 4.5 BootROM Sequence 5 Reset 5.1 Introduction 5.2 Architecture 5.2.1 POR, HW, and SW Reset 5.2.2 POR Functionality 5.2.2.1 POR Timer Clock 5.2.2.2 RST Pad 5.2.2.3 POR from GPIO 5.2.3 POR Timing Diagram 5.2.4 POR Considerations 5.3 Programming 6 Arm Cortex-M0+ 6.1 Introduction 6.2 Architecture 6.2.1 Interrupts 6.2.2 System Timer (systick) 6.2.3 Wake-Up Interrupt Controller 6.3 Programming 7 AMBA Bus 7.1 Introduction 7.2 Architecture 7.3 Programming 8 Memory Map 9 Memory Controller 9.1 Introduction 9.2 Architecture 9.2.1 Arbitration 10 Clock Generation 10.1 Clock Tree 10.1.1 General Clock Constraints 10.2 Crystal Oscillators 10.2.1 Frequency Control (32 MHz Crystal) 10.2.2 Automated Trimming and Settling Notification 10.3 RC Oscillators 10.3.1 Frequency Calibration 11 OTP Controller 11.1 Introduction 11.2 Architecture 11.2.1 OTP Accessing Considerations 11.3 Programming 12 DMA Controller 12.1 Introduction 12.2 Architecture 12.2.1 DMA Peripherals 12.2.2 Input/Output Multiplexer 12.2.3 DMA Channel Operation 12.2.4 DMA Arbitration 12.2.5 Freezing DMA Channels 12.3 Programming 12.3.1 Memory to Memory Transfers 12.3.2 Peripheral to Memory Transfers 13 I2C Interface 13.1 Introduction 13.2 Architecture 13.2.1 I2C Bus Terms 13.2.1.1 Bus Transfer Terms 13.2.2 I2C Behavior 13.2.2.1 START and STOP Generation 13.2.2.2 Combined Formats 13.2.3 I2C Protocols 13.2.3.1 START and STOP Conditions 13.2.3.2 Addressing Slave Protocol 7-bit Address Format 10-bit Address Format 13.2.3.3 Transmitting and Receiving Protocols Master-Transmitter and Slave-Receiver Master-Receiver and Slave-Transmitter START BYTE Transfer Protocol 13.2.4 Multiple Master Arbitration 13.2.5 Clock Synchronization 13.3 Programming 14 UART 14.1 Introduction 14.2 Architecture 14.2.1 UART (RS232) Serial Protocol 14.2.2 Clock Support 14.2.3 Interrupts 14.2.4 Programmable THRE Interrupt 14.2.5 Shadow Registers 14.2.6 Direct Test Mode 14.3 Programming 15 SPI Interface 15.1 Introduction 15.2 Architecture 15.2.1 SPI Timing 15.3 Programming 15.3.1 Master Mode 15.3.2 Slave Mode 16 Quadrature Decoder 16.1 Introduction 16.2 Architecture 16.3 Programming 17 Clockless Wakeup Controller 17.1 Introduction 17.2 Architecture 17.3 Programming 18 Clocked Wakeup Controller 18.1 Introduction 18.2 Architecture 18.3 Programming 19 Timer 0 19.1 Introduction 19.2 Architecture 19.3 Programming 19.3.1 Timer Functionality 19.3.2 PWM Generation 20 Timer 1 20.1 Introduction 20.2 Architecture 20.3 Programming 20.3.1 Timer Functionality 20.3.2 Capture Functionality 20.3.3 Frequency Measuring Functionality 21 Timer 2 21.1 Introduction 21.2 Architecture 21.3 Programming 21.3.1 PWM Generation 21.3.2 Freeze Functionality 22 Watchdog Timer 22.1 Introduction 22.2 Architecture 22.3 Programming 23 Temperature Sensor 23.1 Introduction 23.2 Architecture 23.2.1 Programming 23.2.1.1 Absolute Temperature 23.2.1.2 Relative Temperature 24 Keyboard Controller 24.1 Introduction 24.2 Architecture 24.2.1 Keyboard Scanner 24.2.2 GPIO Interrupt Generator 24.3 Programming 24.3.1 Keyboard Scanner 24.3.2 GPIO Interrupts 25 Input/Output Ports 25.1 Introduction 25.2 Architecture 25.2.1 Programmable Pin Assignment 25.2.1.1 Priority 25.2.1.2 Direction Control 25.2.2 General Purpose Port Registers 25.2.2.1 Port Data Register 25.2.2.2 Port Set Data Output Register 25.2.2.3 Port Reset Data Output Register 25.2.3 Fixed Assignment Functionality 25.2.4 Types of GPIO Pads 25.2.5 Driving Strength 26 General Purpose ADC 26.1 Introduction 26.2 Architecture 26.2.1 Input Channels 26.2.2 Operating Modes 26.2.2.1 Enabling the ADC 26.2.2.2 Manual Mode 26.2.2.3 Continuous Mode 26.2.3 Conversion Modes 26.2.3.1 AD Conversion Sampling Phase Conversion and Storage Phase 26.2.3.2 Averaging 26.2.3.3 Chopper Mode 26.2.4 Additional Settings 26.2.5 Non-Ideal Effects 26.2.6 Offset Calibration 26.2.7 Zero-Scale Adjustment 26.2.8 Common Mode Adjustment 26.2.9 Input Impedance, Inductance, and Input Settling 26.3 Programming 27 Real Time Clock (RTC) 27.1 Introduction 27.2 Architecture 27.3 Programming 28 Power 28.1 DCDC Converter 28.2 LDOs 28.3 POR Circuit 29 BLE Core 29.1 Architecture 29.1.1 Exchange Memory 29.2 Programming 29.2.1 Wake-Up IRQ 29.2.2 Switch from BLE Active Mode to BLE Deep Sleep Mode 29.2.3 Switch from BLE Deep Sleep Mode to BLE Active Mode 29.2.3.1 Switching at an Anchor Point 29.2.3.2 Switching Due to an External Event 30 Radio 30.1 Introduction 30.2 Architecture 30.2.1 Receiver 30.2.2 Synthesizer 30.2.3 Transmitter 30.2.4 RFIO 30.2.5 Biasing 30.2.6 RF Monitoring 31 Registers 31.1 Analog Miscellaneous Registers 31.2 BLE Core Registers 31.3 Clock Generation and Reset Registers 31.4 DCDC Converter Registers 31.5 DMA Controller Registers 31.6 General Purpose ADC Registers 31.7 General Purpose I/O Registers 31.8 General Purpose Registers 31.9 I2C Interface Registers 31.10 Keyboard Registers 31.11 Miscellaneous Registers 31.12 OTP Controller Registers 31.13 Quadrature Decoder Registers 31.14 Real Time Clock Registers 31.15 SPI Interface Registers 31.16 Timer and Triple PWM Registers 31.17 Timer1 Registers 31.18 UART Interface Registers 31.19 Chip Version Registers 31.20 Wake-Up Registers 31.21 Watchdog Registers 32 Ordering Information 33 Package Information 33.1 Moisture Sensitivity Level (MSL) 33.2 WLCSP Handling 33.3 Soldering Information 33.4 Package Outlines Revision History