Datasheet Texas Instruments ADC12D1600CCMLS — 数据表
| 制造商 | Texas Instruments |
| 系列 | ADC12D1600QML-SP |
| 零件号 | ADC12D1600CCMLS |

数据表
ADC12D1600QML 12-Bit, 3.2/2.0 GSPS RF Sampling ADC datasheet
PDF, 904 Kb, 档案已发布: Dec 17, 2012
从文件中提取
应用须知
- Signal Chain Noise Figure AnalysisPDF, 615 Kb, 档案已发布: Oct 29, 2014
- Wide Bandwidth Receiver Implementation by Interleaving Two Giga-Sampling ADCsPDF, 621 Kb, 档案已发布: Dec 7, 2015
- Synchronizing the Giga-Sample ADCs Interfaced with Multiple FPGAsPDF, 943 Kb, 档案已发布: Aug 6, 2014
- AN-2128 ADC1xD1x00 Pin Compatibility (Rev. C)PDF, 60 Kb, 修订版: C, 档案已发布: May 1, 2013
In order to facilitate upgrading applications from a 10-bit Gig ADC to a 12-bit Gig ADC, the ADC10D1x00(ADC10D1500/ADC10D1000) is designed to be pin-compatible with the ADC12D1x00(ADC12D1800/1600/1000). This means that a single board layout may be designed with both resolutionADCs in mind for more cost efficient and time-to-market product development. - From Sample Instant to Data Output: Understanding Latency in the GSPS ADCPDF, 392 Kb, 档案已发布: Dec 18, 2012
For many applications which use ultra high-speed ADCs, latency can be a critical performance specification. For example, if the ADC is used in any kind of feedback loop, then the absolute latency is an important factor. For a MIMO system such as a phased array radar, the relative difference and variability in latency becomes important. This application note covers latency in the GSPS ADC products, - AN-2132 Synchronizing Multiple GSPS ADCs in a System: The AutoSync Feature (Rev. G)PDF, 169 Kb, 修订版: G, 档案已发布: Feb 3, 2017
模型线
系列: ADC12D1600QML-SP (2)
- ADC12D1600CCMLS ADC12D1600CCMPR
制造商分类
- Semiconductors > Data Converters > Analog-to-Digital Converters (ADCs) > High Speed ADCs (>10MSPS)