Datasheet SN74LVC1G74 (Texas Instruments)

制造商Texas Instruments
描述Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset datasheet
页数 / 页24 / 1 — SN74LVC1G74. SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop. …
修订版E
文件格式/大小PDF / 1.4 Mb
文件语言英语

SN74LVC1G74. SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop. with Clear and Preset. 1 Features. 3 Description

Datasheet SN74LVC1G74 Texas Instruments, 修订版: E

文件文字版本

link to page 1 Product Sample & Technical Tools & Support & Folder Buy Documents Software Community
SN74LVC1G74
SCES794E – OCTOBER 2009 – REVISED JANUARY 2015
SN74LVC1G74 Single Positive-Edge-Triggered D-Type Flip-Flop with Clear and Preset 1 Features 3 Description
This single positive-edge-triggered D-type flip-flop is • Available in the Texas Instruments 1 designed for 1.65-V to 5.5-V VCC operation. NanoFree™ Package • Supports 5-V V NanoFree™ package technology is a major CC Operation breakthrough in IC packaging concepts, using the die • Inputs Accept Voltages to 5.5 V as the package. • Supports Down Translation to VCC A low level at the preset (PRE) or clear (CLR) input • Max tpd of 5.9 ns at 3.3 V sets or resets the outputs, regardless of the levels of • Low Power Consumption, 10-µA Max ICC the other inputs. When PRE and CLR are inactive • ±24-mA Output Drive at 3.3 V (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the • Typical VOLP (Output Ground Bounce) positive-going edge of the clock pulse. Clock < 0.8 V at VCC = 3.3 V, TA = 25°C triggering occurs at a voltage level and is not related • Typical VOHV (Output VOH Undershoot) directly to the rise time of the clock pulse. Following > 2 V at VCC = 3.3 V, TA = 25°C the hold-time interval, data at the D input can be • I changed without affecting the levels at the outputs. off Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection This device is fully specified for partial-power-down • Latch-Up Performance Exceeds 100 mA Per applications using Ioff. The Ioff circuitry disables the JESD 78, Class II outputs, preventing damaging current backflow through the device when it is powered down. • ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model
Device Information(1)
– 200-V Machine Model
PART NUMBER PACKAGE BODY SIZE
– 1000-V Charged-Device Model SM8 (8) 2.95 mm × 2.80 mm US8 (8) 2.30 mm × 2.00 mm SN74LVC1G74
2 Applications
X2SON (8) 1.40 mm × 1.00 mm • Servers UQFN (8) 1.50 mm × 1.50 mm • LED Displays (1) For all available packages, see the orderable addendum at the end of the data sheet. • Network switch • Telecom Infrastructure • Motor Drivers • I/O Expanders
4 Simplified Schematic
PRE D Q CLK Q CLR 1 An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA. Document Outline 1 Features 2 Applications 3 Description 4 Simplified Schematic Table of Contents 5 Revision History 6 Pin Configuration and Functions 7 Specifications 7.1 Absolute Maximum Ratings 7.2 ESD Ratings 7.3 Recommended Operating Conditions 7.4 Thermal Information 7.5 Electrical Characteristics 7.6 Timing Requirements 7.7 Switching Characteristics 7.8 Operating Characteristics 7.9 Typical Characteristics 8 Parameter Measurement Information 9 Detailed Description 9.1 Overview 9.2 Functional Block Diagram 9.3 Feature Description 9.4 Device Functional Modes 10 Application and Implementation 10.1 Application Information 10.2 Typical Power Button Circuit 10.2.1 Design Requirements 10.2.2 Detailed Design Procedure 10.2.3 Application Curves 11 Power Supply Recommendations 12 Layout 12.1 Layout Guidelines 12.2 Layout Example 13 Device and Documentation Support 13.1 Trademarks 13.2 Electrostatic Discharge Caution 13.3 Glossary 14 Mechanical, Packaging, and Orderable Information