Datasheet SX1280, SX1281 (Semtech) - 10

制造商Semtech
描述LoRa Connect Long Range Low Power LoRa 2.4GHz RF Transceiver With Ranging in QFN 24 package
页数 / 页158 / 10 — List of Figures. SX1280/SX1281. 10 of 158. Data Sheet. Rev 3.2. Semtech. …
文件格式/大小PDF / 2.5 Mb
文件语言英语

List of Figures. SX1280/SX1281. 10 of 158. Data Sheet. Rev 3.2. Semtech. DS.SX1280-1.W.APP. March 2020

List of Figures SX1280/SX1281 10 of 158 Data Sheet Rev 3.2 Semtech DS.SX1280-1.W.APP March 2020

该数据表的模型线

文件文字版本

link to page 18 link to page 28 link to page 32 link to page 18 link to page 33 link to page 34 link to page 41 link to page 43 link to page 44 link to page 45 link to page 45 link to page 46 link to page 46 link to page 47 link to page 48 link to page 49 link to page 50 link to page 53 link to page 54 link to page 54 link to page 56 link to page 57 link to page 59 link to page 61 link to page 62 link to page 63 link to page 66 link to page 69 link to page 70 link to page 140 link to page 141 link to page 143 link to page 143 link to page 145 link to page 146 link to page 147 link to page 147 link to page 152 link to page 153 link to page 153 link to page 154 link to page 158
List of Figures
Figure 2-1: Transceiver Pin Locations ... 18 Figure 4-1: Transceiver Block Diagram, Analog Front End Highlighted... 28 Figure 5-1: Transceiver Block Diagram, Power Distribution Highlighted .. 32 Figure 5-2: Separate DIO Supply... 33 Figure 6-1: Transceiver Block Diagram, Modems Highlighted .. 34 Figure 6-2: FSK Modulation Parameters... 41 Figure 6-3: Sensitivity Performance of the Transceiver Modems ... 43 Figure 7-1: Transceiver Block Diagram, Packet Engine Highlighted.. 44 Figure 7-2: Fixed-length Packet Format... 45 Figure 7-3: Variable-length Packet Format ... 45 Figure 7-4: BLE Packet Format... 46 Figure 7-5: PDU Header Format .. 46 Figure 7-6: FLRC Fixed-length Packet Format.. 47 Figure 7-7: FLRC Variable-length Packet Format .. 48 Figure 7-8: LoRa® Variable-length Packet Format .. 49 Figure 7-9: LoRa® Fixed-length Packet Format.. 50 Figure 7-10: Ranging Packet Format... 53 Figure 7-11: Ranging Master Packet Exchange ... 54 Figure 7-12: Ranging Slave Packet Exchange .. 54 Figure 7-13: Ranging Measurement.. 56 Figure 8-1: Data Buffer Diagram ... 57 Figure 9-1: Transceiver Block Diagram, Digital Interface Highlighted.. 59 Figure 9-2: SPI Timing Diagram... 61 Figure 9-3: SPI Wake-UpTiming Transition ... 62 Figure 9-4: SPI NSS Pulse Timing Transition ... 63 Figure 9-5: Multiple Radios Sharing an SPI Bus With a Sensor... 66 Figure 10-1: Transceiver Circuit Modes .. 69 Figure 10-2: Switching Time Definition in Active Mode .. 70 Figure 14-1: Ranging Application State Machine Diagram... 140 Figure 14-2: Example Ranging RSSI Response (may vary depending upon SF BW used) ... 141 Figure 14-3: .. 143 Figure 14-4: Advanced Ranging Mode State Machine ... 143 Figure 15-1: Transceiver Application Design Schematic ... 145 Figure 15-2: Long Range Reference Design PCB Layout.. 146 Figure 15-3: Application Schematic with Optional TCXO.. 147 Figure 15-4: Application Schematic with Low Drop Out Regulator Schematic .. 147 Figure 17-1: QFN 4x4 Package Outline Drawing... 152 Figure 17-2: SX1280 and SX1281 Package Marking .. 153 Figure 17-3: QFN 4x4mm Land Pattern.. 153 Figure 17-4: Tape and Reel Specification .. 154
SX1280/SX1281
www.semtech.com
10 of 158 Data Sheet Rev 3.2 Semtech DS.SX1280-1.W.APP March 2020
Document Outline Table of Contents List of Figures List of Tables 1. Introduction 1.1 Analog Front End 1.2 Power Distribution 1.3 Modem 1.4 Packet Processing 1.5 Digital Interface and Control 2. Pin Connections 2.1 Transceiver Pinout 2.2 Package view 3. Specifications 3.1 ESD Notice 3.2 Absolute Minimum and Maximum Ratings 3.3 Operating Range 3.4 General Electrical Specifications 3.5 Receiver Electrical Specifications 3.5.1 Receiver Specifications 3.5.2 LoRa® Modem 3.5.3 FLRC Modem 3.5.4 FSK Modem 3.6 Transmitter Electrical Specifications 3.7 Crystal Oscillator Specifications 3.8 Digital Pin Levels 4. Analog Front End 4.1 Transmitter 4.2 Receiver 4.2.1 Low Power Mode and High Sensitivity Mode 4.2.2 Image Frequency 4.2.3 Wi-Fi and Bluetooth Immunity 4.3 PLL 4.4 RC Oscillators 5. Power Distribution 5.1 Selecting DC-DC Converter or LDO Regulation 5.2 Flexible DIO Supply 6. Digital Baseband 6.1 Overview 6.2 LoRa® Modem 6.2.1 LoRa® Modulation 6.2.2 Spreading Factor 6.2.3 Bandwidth 6.2.4 Forward Error Correction Coding Rate 6.2.5 Ranging Engine 6.2.6 Advanced Ranging 6.2.7 Frequency Error 6.3 FLRC Modem 6.3.1 Modem Bandwidth and Data Rates 6.3.2 FEC Coding Rate 6.3.3 Gaussian Filtering 6.4 FSK Modem 6.4.1 Modem Bandwidth and Data Rates 6.4.2 Modem Modulation Index 6.5 Guidance on Modem Selection 7. Packet Engine 7.1 GFSK Packet 7.1.1 Fixed-length Packet Format 7.1.2 Variable-length Packet Format 7.2 BLE Packet Format 7.3 FLRC Packet 7.3.1 FLRC Packet Format 7.3.2 Fixed-Length Packet Format 7.3.3 Variable-length Packet Format 7.3.4 FLRC Time-on-Air 7.4 LoRa® Packet 7.4.1 LoRa® Packet Format 7.4.2 Explicit (Variable-length) Header Mode 7.4.3 Implicit (Fixed-length) Header Mode 7.4.4 LoRa® Time-on-Air 7.5 LoRa® Ranging Engine Packet 7.5.1 Ranging Packet Format 7.5.2 Ranging Master Exchange 7.5.3 Ranging Slave Exchange 7.5.4 Total Exchange Duration 7.5.5 Measurement 8. Data Buffer 8.1 Principle of Operation 8.2 Receive Operation 8.3 Transmit Operation 8.4 Using the Data buffer 9. Digital Interface and Control 9.1 BUSY Pin Communication 9.2 Interface Detection 9.3 SPI Interface 9.3.1 SPI Timing 9.3.2 SPI Timing When the Transceiver is in Active Mode 9.3.3 SPI Timing When the Transceiver Leaves Sleep Mode 9.4 UART Interface 9.4.1 Default UART Settings 9.4.2 Setting the UART Speed 9.5 Pin Sharing 9.6 Multi-Purpose Digital Input/Output (DIO) 9.7 Transceiver Initialization on a Shared SPI Bus 10. Operational Modes 10.1 Startup 10.2 Sleep Mode 10.3 Standby Mode 10.4 Frequency Synthesis (FS) Mode 10.5 Receive (Rx) Mode 10.6 Transmit (Tx) Mode 10.7 Transceiver Circuit Modes Graphical Illustration 10.8 Active Mode Switching Time 11. Host Controller Interface 11.1 Command Structure 11.2 SetUartSpeed Command 11.3 GetStatus Command 11.4 Register Access Operations 11.4.1 WriteRegister Command 11.4.2 ReadRegister Command 11.5 Data Buffer Operations 11.5.1 WriteBuffer Command 11.5.2 ReadBuffer 11.6 Radio Operation Modes 11.6.1 SetSleep 11.6.2 SetStandby 11.6.3 SetFs 11.6.4 SetTx 11.6.5 SetRx 11.6.6 SetRxDutyCycle 11.6.7 SetLongPreamble 11.6.8 SetCAD 11.6.9 SetTxContinuousWave 11.6.10 SetTxContinuousPreamble 11.6.11 SetAutoTx 11.6.12 SetAutoFs 11.7 Radio Configuration 11.7.1 SetPacketType 11.7.2 GetPacketType 11.7.3 SetRfFrequency 11.7.4 SetTxParams 11.7.5 SetCadParams 11.7.6 SetBufferBaseAddress 11.7.7 SetModulationParams 11.7.8 SetPacketParams 11.8 Communication Status Information 11.8.1 GetRxBufferStatus 11.8.2 GetPacketStatus 11.8.3 GetRssiInst 11.9 IRQ Handling 11.9.1 SetDioIrqParams 11.9.2 GetIrqStatus 11.9.3 ClearIrqStatus 12. List of Commands 13. Register Map 14. Transceiver Operation 14.1 GFSK Operation 14.1.1 Common Transceiver Settings 14.1.2 Tx Setting and Operations 14.1.3 Rx Setting and Operations 14.2 BLE Operation 14.2.1 Common Transceiver Settings 14.2.2 Tx Setting and Operations 14.2.3 Rx Setting and Operations 14.2.4 BLE Specific Functions 14.3 FLRC Operation 14.3.1 Common Transceiver Settings 14.3.2 Tx Setting and Operations 14.3.3 Rx Setting and Operations 14.4 LoRa® Operation 14.4.1 Common Transceiver Settings for LoRa® 14.4.2 Tx Setting and Operations 14.4.3 Rx Setting and Operations 14.5 Ranging Operation 14.5.1 Ranging Device Setting 14.5.2 Ranging Operation as State Machines 14.5.3 Ranging RSSI 14.6 Advanced Ranging 14.6.1 Advanced Ranging Mode Operation 14.6.2 Advanced Ranging State Machine 14.7 Miscellaneous Functions 14.7.1 SetRegulatorMode Command 14.7.2 Context Saving 15. Reference Design and Application Schematics 15.1 Reference Design 15.1.1 Application Design Schematic 15.1.2 Reference Design BOM 15.1.3 Reference Design PCB 15.2 Application Design with optional TCXO 15.3 Application Design with Low Drop Out Regulator 15.4 Sleep Mode Consumption 16. Errata 16.1 All Modems: Continuous Receive Mode in Congested Traffic 16.1.1 Problem Description 16.1.2 Problem Solution 16.2 LoRa Modem: Additional Header Checks Required 16.2.1 Problem Description 16.2.2 Problem Solution 16.3 All Modems: Interrupt with Bad CRC 16.3.1 Problem Description 16.3.2 Problem Solution 16.4 FLRC Modem: Increased PER in FLRC Packets with Synch Word 16.4.1 Problem Description 16.4.2 Problem Solution 17. Packaging Information 17.1 Package Outline Drawing 17.2 Package Marking 17.3 Land Pattern 17.4 Reflow Profiles 17.5 Thermal Impedance 17.6 Tape and Reel Specification Glossary