Datasheet ADG786, ADG788 (Analog Devices) - 6

制造商Analog Devices
描述2.5 , 1.8 V to 5.5 V, 2.5 V Triple/Quad SPDT Switches in Chip Scale Packages
页数 / 页11 / 6 — ADG786/ADG788. Table I. ADG786 Truth Table. Table II. ADG788 Truth Table. …
修订版C
文件格式/大小PDF / 368 Kb
文件语言英语

ADG786/ADG788. Table I. ADG786 Truth Table. Table II. ADG788 Truth Table. ON Switch. Logic. Switch A. Switch B. TERMINOLOGY

ADG786/ADG788 Table I ADG786 Truth Table Table II ADG788 Truth Table ON Switch Logic Switch A Switch B TERMINOLOGY

该数据表的模型线

文件文字版本

ADG786/ADG788 Table I. ADG786 Truth Table Table II. ADG788 Truth Table A2 A1 A0 EN ON Switch Logic Switch A Switch B
X X X 1 None 0 OFF ON 0 0 0 0 D1-S1A, D2-S2A, D3-S3A 1 ON OFF 0 0 1 0 D1-S1B, D2-S2A, D3-S3A 0 1 0 0 D1-S1A, D2-S2B, D3-S3A 0 1 1 0 D1-S1B, D2-S2B, D3-S3A 1 0 0 0 D1-S1A, D2-S2A, D3-S3B 1 0 1 0 D1-S1B, D2-S2A, D3-S3B 1 1 0 0 D1-S1A, D2-S2B, D3-S3B 1 1 1 0 D1-S1B, D2-S2B, D3-S3B
TERMINOLOGY
VDD Most Positive Power Supply Potential VSS Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to ground close to the device. IDD Positive Supply Current ISS Negative Supply Current GND Ground (0 V) Reference S Source Terminal. May be an input or output D Drain Terminal. May be an input or output IN Logic Control Input VD (VS) Analog Voltage on Terminals D, S RON Ohmic Resistance between D and S ΔRON On Resistance Match between Any Two Channels, i.e., RONmax – RONmin. RFLAT(ON) Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range. IS (OFF) Source Leakage Current with the Switch “OFF” ID, IS (ON) Channel Leakage Current with the Switch “ON” VINL Maximum Input Voltage for Logic “0” VINH Minimum Input Voltage for Logic “1” IINL(IINH) Input Current of the Digital Input CS (OFF) “OFF” Switch Source Capacitance. Measured with reference to ground. CD, CS(ON) “ON” Switch Capacitance. Measured with reference to ground. CIN Digital Input Capacitance tON Delay time measured between the 50% and 90% points of the digital inputs and the switch “ON” condition. tOFF Delay time measured between the 50% and 90% points of the digital input and the switch “OFF” condition. tON(EN) Delay time between the 50% and 90% points of the EN digital input and the switch “ON” condition. tOFF(EN) Delay time between the 50% and 90% points of the EN digital input and the switch “OFF” condition. tOPEN “OFF” time measured between the 80% points of both switches when switching from one address state to another. Charge A measure of the glitch impulse transferred Injection from the digital input to the analog output during switching. Off Isolation A measure of unwanted signal coupling through an “OFF” switch. Crosstalk A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. On Response The Frequency Response of the “ON” Switch Insertion Loss The Loss Due to the ON Resistance of the Switch. –6– REV. $