Datasheet PE43614 (pSemi) - 4

制造商pSemi
描述UltraCMOS RF Digital Step Attenuator, 9 kHz–45 GHz
页数 / 页23 / 4 — PE43614. UltraCMOS® RF Digital Step Attenuator. Electrical Specifications …
文件格式/大小PDF / 1.2 Mb
文件语言英语

PE43614. UltraCMOS® RF Digital Step Attenuator. Electrical Specifications Table 3

PE43614 UltraCMOS® RF Digital Step Attenuator Electrical Specifications Table 3

该数据表的模型线

文件文字版本

link to page 4
PE43614 UltraCMOS® RF Digital Step Attenuator Electrical Specifications Table 3
provides the PE43614 key electrical specifications at 25 °C, ZS = ZL = 50Ω, unless otherwise specified. Normal mode is at VDD = 3.3V and VSS_EXT = 0V. Bypass mode is at VDD = 3.4V and VSS_EXT = –3.0V.
Table 3 • PE43614 Electrical Specifications Parameter Condition Min Typ Max Unit
Operation Frequency 9 kHz min frequency 9 kHz 45.00 GHz 5-bit, 1.0 dB step programming 0.00 31.00 dB Attenuation Range 6-bit, 0.5 dB step programming 0.00 31.50 dB +(1.00+4.5% of 0.5 dB step, 0–31.5 dB, 9 kHz–13.0 GHz attenuation set- dB ting) / -1 +(1.15+4.5% of 0.5 dB step, 0–31.5 dB, 13.0–26.5 GHz attenuation set- dB ting) / -1 +(1.00+4.5% of 0.5 dB step, 0–15.5 dB, 26.5–40.0 GHz attenuation set- dB ting) / -1 +(1.60+8.5% of 0.5 dB step, 16–31.5 dB, 26.5–40.0 GHz attenuation set- dB ting) / -1 Attenuation Error +(1.00+4.5% of 0.5 dB step, 0–15.5 dB, 40–43.5 GHz attenuation set- dB ting) / -1 +(1.60+12.5% of 0.5 dB step, 16–31.5 dB, 40–43.5 GHz attenuation set- dB ting) / -1 +(1.00+4.5% of 0.5 dB step, 0–15.5 dB, 43.5–45.0 GHz attenuation set- dB ting) / -1 +(1.80+15% of 0.5 dB step, 16–31.5 dB, 43.5–45.0 GHz attenuation set- dB ting) / -1 Page 4 of 23 DOC-93670-2 – (06/2020) www.psemi.com Document Outline Features Applications Product Description Optional External VSS Control Absolute Maximum Ratings ESD Precautions Latch-up Immunity Recommended Operating Conditions Electrical Specifications Switching Frequency Spur-free Performance Glitch-safe Attenuation State The PE43614 features a novel architecture to provide safe transition behavior when changing attenuation states. When RF input power is applied, positive output power spikes are prevented during attenuation state changes by optimized internal timing c... Truth Tables Serial Addressable Register Map Programming Options Parallel/Serial Selection Parallel Mode Interface For direct parallel programming, the LE line should be pulled HIGH. Changing attenuation state control values changes the device state to new attenuation. Direct mode is ideal for manual control of the device (using hardwire, switches, or jumpers). Serial-Addressable Interface Power-up Control Settings Typical Performance Data Pin Configuration Packaging Information Moisture Sensitivity Level Package Drawing Top-Marking Specification Tape and Reel Specification Ordering Information