Datasheet ADM7155 (Analog Devices) - 10

制造商Analog Devices
描述600 mA, Ultralow Noise, High PSRR, RF Linear Regulator
页数 / 页24 / 10 — ADM7155. Data Sheet. 10Hz. 100kHz. 100Hz. 1MHz. –20. 1kHz. 10MHz. 10kHz. …
修订版C
文件格式/大小PDF / 718 Kb
文件语言英语

ADM7155. Data Sheet. 10Hz. 100kHz. 100Hz. 1MHz. –20. 1kHz. 10MHz. 10kHz. –40. –60. –80. –100. 1kHz 10kHz. –120. 1MHz 10MHz. –140. 0.1. 0.2. 0.3. 0.4. 0.5. 0.6. 0.7. 0.8

ADM7155 Data Sheet 10Hz 100kHz 100Hz 1MHz –20 1kHz 10MHz 10kHz –40 –60 –80 –100 1kHz 10kHz –120 1MHz 10MHz –140 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8

该数据表的模型线

文件文字版本

ADM7155 Data Sheet 0 0 10Hz 100kHz 100Hz 1MHz –20 –20 1kHz 10MHz 10kHz –40 –40 ) ) B –60 B –60 (d (d R R R R PS –80 PS –80 10Hz –100 100Hz –100 1kHz 10kHz –120 100kHz –120 1MHz 10MHz –140 –140 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8
023
1.0 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 2.0
026 25- 25-
HEADROOM (V) HEADROOM (V)
123 123 Figure 23. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage at Figure 26. Power Supply Rejection Ratio (PSRR) vs. Headroom Voltage, Different Frequencies, VOUT = 3.3 V, 400 mA Load Different Frequencies, VOUT = 1.2 V, 400 mA Load
0 0 ILOAD = 100mA 1µF ILOAD = 200mA 10µF –20 ILOAD = 400mA –20 100µF ILOAD = 600mA 1000µF –40 –40 ) ) B –60 B –60 (d d ( R R PSR –80 –80 PSR –100 –100 –120 –120 –140 –140 1 10 100 1k 10k 100k 1M 10M
024
1 10 100 1k 10k 100k 1M 10M
27 0 25-
FREQUENCY (Hz)
325- 123
FREQUENCY (Hz)
12 Figure 24. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Figure 27. Power Supply Rejection Ratio (PSRR) vs. Frequency, Different CBYP, Loads, VOUT = 1.2 V, VIN = 2.4 V VOUT = 3.3 V, 400 mA Load, 500 mV Headroom
0 2.0 10Hz TO 100kHz 1.8 100Hz TO 100kHz –20 1.6 –40 s) m 1.4 r V ) 1.2 B –60 d E ( S R OI 1.0 –80 N PSR T U 0.8 TP –100 0.6 OU 2.0V 1.5V 0.4 –120 1.3V 1.2V 0.2 1.1V –140 0 1 10 100 1k 10k 100k 1M 10M
25 0
10 100 1000
28 0
FREQUENCY (Hz)
325- 325- 12
LOAD CURRENT (mA)
12 Figure 25. Power Supply Rejection Ratio (PSRR) vs. Frequency at Various Figure 28. RMS Output Noise vs. Load Current (ILOAD) Headroom Voltages, VOUT = 1.2 V, 400 mA Load Rev. C | Page 10 of 24 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input and VREG Capacitor REF Capacitor BYP Capacitor Capacitor Properties UNDERVOLTAGE LOCKOUT (UVLO) PROGRAMMABLE PRECISION ENABLE START-UP TIME REF, BYP, AND VREG PINS CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION THERMAL CONSIDERATIONS Thermal Characterization Parameter (ΨJB) PSRR PERFORMANCE PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE