Datasheet ADP1761 (Analog Devices) - 4

制造商Analog Devices
描述1 A, Low VIN, Low Noise, CMOS Linear Regulator
页数 / 页18 / 4 — ADP1761. Data Sheet. Parameter. Symbol. Test Conditions/Comments Min. …
修订版C
文件格式/大小PDF / 794 Kb
文件语言英语

ADP1761. Data Sheet. Parameter. Symbol. Test Conditions/Comments Min. Typ. Max. Unit

ADP1761 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit

该数据表的模型线

文件文字版本

ADP1761 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit
CURRENT-LIMIT THRESHOLD5 ILIMIT 1.5 2 2.4 A THERMAL SHUTDOWN Threshold TSSD TJ rising 150 °C Hysteresis TSSD-HYS 15 °C POWER-GOOD (PG) OUTPUT THRESHOLD Output Voltage Falling PGFALL 1.1 V ≤ VIN ≤ 1.98 V −7.5 % Rising PGRISE 1.1 V ≤ VIN ≤ 1.98 V −5 % PG OUTPUT Output Voltage Low PGLOW 1.1 V ≤ VIN ≤ 1.98 V, IPG ≤ 1 mA 0.35 V Leakage Current IPG-LKG 1.1 V ≤ VIN ≤ 1.98 V 0.01 1 μA Delay1 PGDELAY ENRISING to PGRISING 0.75 ms PRECISION EN INPUT 1.1 V ≤ VIN ≤ 1.98 V Logic Input High ENHIGH 595 625 690 mV Low ENLOW 550 580 630 mV Input Logic Hysteresis ENHYS 45 mV Input Leakage Current IEN-LKG EN = VIN or GND 0.01 1 μA Input Delay Time tIEN-DLY From EN rising from 0 V to VIN to 0.1 × VOUT 100 μs UNDERVOLTAGE LOCKOUT UVLO Input Voltage Rising UVLORISE TJ = −40°C to +125°C 1.01 1.06 V Falling UVLOFALL TJ = −40°C to +125°C 0.87 0.93 V Hysteresis UVLOHYS 80 mV 1 Guaranteed by design and characterization; not production tested. 2 Based on an endpoint calculation using 10 mA and 1 A loads. 3 Dropout voltage is defined as the input to output voltage differential when the input voltage is set to the nominal output voltage, which applies only for output voltages above 1.1 V. 4 Start-up time is defined as the time from the rising edge of EN to VOUT being at 90% of the nominal value. 5 Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.
INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS Table 3. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
CAPACITANCE1 TA = −40°C to +125°C Input CIN 7.0 10 μF Output COUT 7.0 10 μF Regulator CREG 0.7 1 μF Reference CREF 0.7 1 μF CAPACITOR EQUIVALENT SERIES RESISTANCE (ESR) RESR TA = −40°C to +125°C CIN, COUT 0.001 0.5 Ω CREG, CREF 0.001 0.2 Ω 1 The minimum input and output capacitance must be >7.0 μF over the full range of the operating conditions. Consider the full range of the operating conditions in the application during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended. Y5V and Z5U capacitors are not recommended for use with any LDO. Rev. C | Page 4 of 18 Document Outline Features Applications Typical Application Circuits General Description Revision History Specifications Input and Output Capacitor: Recommended Specifications Absolute Maximum Ratings Thermal Data Thermal Resistance/Parameter ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Soft Start Function Adjustable Output Voltage Enable Feature Power-Good (PG) Feature Applications Information Capacitor Selection Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties Undervoltage Lockout Current-Limit and Thermal Overload Protection Thermal Considerations PCB Layout Considerations Outline Dimensions Ordering Guide