Datasheet AD5592R-1-KGD (Analog Devices) - 3

制造商Analog Devices
描述8 Channel, 12-Bit, Configurable ADC/DAC with on-chip Reference, SPI interface
页数 / 页10 / 3 — Known Good Die. AD5592R-1-KGD. SPECIFICATIONS. Table 1. Parameter. Min. …
文件格式/大小PDF / 201 Kb
文件语言英语

Known Good Die. AD5592R-1-KGD. SPECIFICATIONS. Table 1. Parameter. Min. Typ. Max. Unit1. Test Conditions/Comments

Known Good Die AD5592R-1-KGD SPECIFICATIONS Table 1 Parameter Min Typ Max Unit1 Test Conditions/Comments

该数据表的模型线

文件文字版本

link to page 6 link to page 6
Known Good Die AD5592R-1-KGD SPECIFICATIONS
VDD = 2.7 V to 5.5 V, VREF = 2.5 V (external), RL = 2 kΩ to GND, CL = 200 pF to GND, TA = TMIN to TMAX, temperature range = −40°C to +105°C, unless otherwise noted.
Table 1. Parameter Min Typ Max Unit1 Test Conditions/Comments
ADC PERFORMANCE fIN = 10 kHz sine wave Resolution 12 Bits Input Range 0 VREF V When using the internal ADC buffer, there is a dead band of 0 V to 5 mV 0 2 × VREF V Integral Nonlinearity (INL) −2 +2 LSB Differential Nonlinearity (DNL) −1 +1 LSB Offset Error ±5 mV Gain Error 0.3 % FSR Throughput Rate 400 kSPS Track Time (tTRACK) 500 ns Conversion Time (tCONV) 2 µs Signal-to-Noise Ratio (SNR) 69 dB VDD = 2.7 V, input range = 0 V to VREF 67 dB VDD = 3.3 V, input range = 0 V to VREF 61 dB VDD = 5.5 V, input range = 0 V to 2 × VREF Signal-to-Noise-and-Distortion (SINAD) Ratio 69 dB VDD = 2.7 V, input range = 0 V to VREF 67 dB VDD = 3.3 V, input range = 0 V to VREF 60 dB VDD = 5.5 V, input range = 0 V to 2 × VREF Total Harmonic Distortion (THD) −91 dB VDD = 2.7 V, input range = 0 V to VREF −89 dB VDD = 3.3 V, input range = 0 V to VREF −72 dB VDD = 5.5 V, input range = 0 V to 2 × VREF Peak Harmonic or Spurious Noise (SFDR) 91 dB VDD = 2.7 V, input range = 0 V to VREF 91 dB VDD = 3.3 V, input range = 0 V to VREF 72 dB VDD = 5.5 V, input range = 0 V to 2 × VREF Aperture Delay 15 ns VDD = 3 V 12 ns VDD = 5 V Aperture Jitter 50 ps Channel-to-Channel Isolation −95 dB fIN = 5 kHz Input Capacitance 45 pF Full Power Bandwidth 8.2 MHz At 3 dB 1.6 MHz At 0.1 dB DAC PERFORMANCE2 Resolution 12 Bits Output Range 0 VREF V 0 2 × VREF V Integral Nonlinearity (INL) −1 +1 LSB Differential Nonlinearity (DNL) −1 +1 LSB Offset Error −3 +3 mV Offset Error Drift 8 µV/°C Gain Error ±0.2 % FSR Output range = 0 V to VREF ±0.1 % FSR Output range = 0 V to 2 × VREF Zero Code Error 0.65 2 mV Total Unadjusted Error ±0.03 ±0.25 % FSR Output range = 0 V to VREF ±0.015 ±0.1 Output range = 0 V to 2 × VREF Capacitive Load Stability 2 nF RLOAD = ∞ 10 nF RLOAD = 1 kΩ Rev. 0 | Page 3 of 10 Document Outline Features Applications General Description Functional Block Diagram Revision History Specifications Timing Characteristics Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Outline Dimensions Die Specifications and Assembly Recommendations Ordering Guide