Datasheet VSC7514 (Microchip) - 4

制造商Microchip
描述10-Port L2 Gigabit Ethernet Switch
页数 / 页334 / 4 — link. to. page. 45. link. to. page. 45. link. to. page. 46. link. to. …
文件格式/大小PDF / 4.7 Mb
文件语言英语

link. to. page. 45. link. to. page. 45. link. to. page. 46. link. to. page. 46. link. to. page. 47. link. to. page. 47. link. to. page. 48. link. to. page. 49. link. to. page. 49. link. to. page

link to page 45 link to page 45 link to page 46 link to page 46 link to page 47 link to page 47 link to page 48 link to page 49 link to page 49 link to page

该数据表的模型线

文件文字版本

link to page 45 link to page 45 link to page 46 link to page 46 link to page 47 link to page 47 link to page 48 link to page 49 link to page 49 link to page 49 link to page 49 link to page 49 link to page 50 link to page 50 link to page 51 link to page 53 link to page 54 link to page 55 link to page 55 link to page 57 link to page 58 link to page 59 link to page 59 link to page 63 link to page 64 link to page 64 link to page 65 link to page 68 link to page 70 link to page 72 link to page 73 link to page 75 link to page 77 link to page 80 link to page 93 link to page 107 link to page 109 link to page 109 link to page 114 link to page 116 link to page 116 link to page 123 link to page 124 link to page 133 link to page 133 link to page 134 link to page 135 link to page 136 link to page 137 link to page 138 link to page 139 link to page 139 link to page 140 link to page 141 link to page 141 link to page 142 link to page 142 3.4.1 SERDES6G Basic Configuration . 30 3.4.2 SERDES6G Loopback Modes . 30 3.4.3 Synchronous Ethernet . 31 3.4.4 SERDES6G Deserializer Configuration . 31 3.4.5 SERDES6G Serializer Configuration . 32 3.4.6 SERDES6G Input Buffer Configuration . 32 3.4.7 SERDES6G Output Buffer Configuration . 33 3.4.8 SERDES6G Clock and Data Recovery (CDR) in 100BASE-FX . 34 3.4.9 Energy Efficient Ethernet . 34 3.4.10 SERDES6G Data Inversion . 34 3.4.11 SERDES6G Signal Detection Enhancements . 34 3.4.12 High-Speed I/O Configuration Bus . 34 3.5 Copper Transceivers . 35 3.5.1 Register Access . 35 3.5.2 Cat5 Twisted Pair Media Interface . 36 3.5.3 Wake-On-LAN and SecureOn . 38 3.5.4 Ethernet Inline Powered Devices . 39 3.5.5 IEEE 802.3af PoE Support . 40 3.5.6 ActiPHY™ Power Management . 40 3.5.7 Testing Features . 42 3.5.8 VeriPHY™ Cable Diagnostics . 43 3.6 Statistics . 44 3.6.1 Port Statistics . 44 3.6.2 Accessing and Clearing Counters . 48 3.7 Basic Classifier . 49 3.7.1 General Data Extraction Setup . 49 3.7.2 Frame Acceptance Filtering . 50 3.7.3 QoS, DP, and DSCP Classification . 53 3.7.4 VLAN Classification . 55 3.7.5 Link Aggregation Code Generation . 57 3.7.6 CPU Forwarding Determination . 58 3.8 VCAP . 60 3.8.1 Port Configuration . 62 3.8.2 VCAP IS1 . 65 3.8.3 VCAP IS2 . 78 3.8.4 VCAP ES0 . 92 3.8.5 Range Checkers . 94 3.8.6 VCAP Configuration . 94 3.8.7 Advanced VCAP Operations . 99 3.9 Analyzer . 101 3.9.1 MAC Table . 101 3.9.2 VLAN Table . 108 3.9.3 Forwarding Engine . 109 3.9.4 Analyzer Monitoring . 118 3.10 Policers . 118 3.10.1 Policer Allocation . 119 3.10.2 Policer Burst and Rate Configuration . 120 3.11 Shared Queue System . 121 3.11.1 Buffer Management . 122 3.11.2 Frame Reference Management . 123 3.11.3 Resource Depletion Condition . 124 3.11.4 Configuration Example . 124 3.11.5 Watermark Programming and Consumption Monitoring . 125 3.11.6 Advanced Resource Management . 126 3.11.7 Ingress Pause Request Generation . 126 3.11.8 Tail Dropping . 127 3.11.9 Test Utilities . 127 VMDS-10491 VSC7514 Datasheet Revision 4.2 iv Document Outline 1 Revision History 1.1 Revision 4.2 1.2 Revision 4.1 1.3 Revision 4.0 1.4 Revision 2.1 1.5 Revision 2.0 2 Product Overview 2.1 General Features 2.1.1 Layer 2 Switching 2.1.2 Layer 2 Multicast 2.1.3 Quality of Service 2.1.4 Security 2.1.5 Management 2.1.6 Product Parameters 2.2 Applications 2.3 Functional Overview 2.3.1 Frame Arrival 2.3.2 Basic and Advanced Frame Classification 2.3.3 Versatile Content Aware Processor (VCAP) 2.3.4 Policing 2.3.5 Layer-2 Forwarding 2.3.6 Shared Queue System and Egress Scheduler 2.3.7 Rewriter and Frame Departure 2.3.8 CPU Port Module 2.3.9 Synchronous Ethernet and Precision Time Protocol 2.3.10 CPU System and Interfaces 3 Functional Descriptions 3.1 Port Numbering and Mappings 3.1.1 Supported SerDes Interfaces 3.1.2 Dual-Media Mode 3.1.3 QSGMII 3.1.4 Miscellaneous Port Muxing 3.1.5 PCIe Mode 3.1.6 Logical Port Numbers 3.2 Port Modules 3.2.1 MAC 3.2.2 PCS 3.3 SERDES1G 3.3.1 SERDES1G Basic Configuration 3.3.2 SERDES1G Loopback Modes 3.3.3 Synchronous Ethernet 3.3.4 SERDES1G Deserializer Configuration 3.3.5 SERDES1G Serializer Configuration 3.3.6 SERDES1G Input Buffer Configuration 3.3.7 SERDES1G Output Buffer Configuration 3.3.8 SERDES1G Clock and Data Recovery (CDR) in 100BASE-FX 3.3.9 Energy Efficient Ethernet 3.3.10 SERDES1G Data Inversion 3.4 SERDES6G 3.4.1 SERDES6G Basic Configuration 3.4.2 SERDES6G Loopback Modes 3.4.3 Synchronous Ethernet 3.4.4 SERDES6G Deserializer Configuration 3.4.5 SERDES6G Serializer Configuration 3.4.6 SERDES6G Input Buffer Configuration 3.4.7 SERDES6G Output Buffer Configuration 3.4.8 SERDES6G Clock and Data Recovery (CDR) in 100BASE-FX 3.4.9 Energy Efficient Ethernet 3.4.10 SERDES6G Data Inversion 3.4.11 SERDES6G Signal Detection Enhancements 3.4.12 High-Speed I/O Configuration Bus 3.5 Copper Transceivers 3.5.1 Register Access 3.5.2 Cat5 Twisted Pair Media Interface 3.5.3 Wake-On-LAN and SecureOn 3.5.4 Ethernet Inline Powered Devices 3.5.5 IEEE 802.3af PoE Support 3.5.6 ActiPHY™ Power Management 3.5.7 Testing Features 3.5.8 VeriPHY™ Cable Diagnostics 3.6 Statistics 3.6.1 Port Statistics 3.6.2 Accessing and Clearing Counters 3.7 Basic Classifier 3.7.1 General Data Extraction Setup 3.7.2 Frame Acceptance Filtering 3.7.3 QoS, DP, and DSCP Classification 3.7.4 VLAN Classification 3.7.5 Link Aggregation Code Generation 3.7.6 CPU Forwarding Determination 3.8 VCAP 3.8.1 Port Configuration 3.8.2 VCAP IS1 3.8.3 VCAP IS2 3.8.4 VCAP ES0 3.8.5 Range Checkers 3.8.6 VCAP Configuration 3.8.7 Advanced VCAP Operations 3.9 Analyzer 3.9.1 MAC Table 3.9.2 VLAN Table 3.9.3 Forwarding Engine 3.9.4 Analyzer Monitoring 3.10 Policers 3.10.1 Policer Allocation 3.10.2 Policer Burst and Rate Configuration 3.11 Shared Queue System 3.11.1 Buffer Management 3.11.2 Frame Reference Management 3.11.3 Resource Depletion Condition 3.11.4 Configuration Example 3.11.5 Watermark Programming and Consumption Monitoring 3.11.6 Advanced Resource Management 3.11.7 Ingress Pause Request Generation 3.11.8 Tail Dropping 3.11.9 Test Utilities 3.11.10 Energy Efficient Ethernet 3.12 Scheduler and Shapers 3.12.1 Scheduler Element 3.12.2 Egress Shapers 3.12.3 Deficit Weighted Round Robin 3.12.4 Round Robin 3.12.5 Shaping and DWRR Scheduling Examples 3.13 Rewriter 3.13.1 VLAN Editing 3.13.2 DSCP Remarking 3.13.3 FCS Updating 3.13.4 PTP Time Stamping 3.13.5 Special Rewriter Operations 3.14 CPU Port Module 3.14.1 Frame Extraction 3.14.2 Frame Injection 3.14.3 Node Processor Interface (NPI) 3.14.4 Frame Generation Engine for Periodic Transmissions 3.15 VRAP Engine 3.15.1 VRAP Request Frame Format 3.15.2 VRAP Response Frame Format 3.15.3 VRAP Header Format 3.15.4 VRAP READ Command 3.15.5 VRAP WRITE Command 3.15.6 VRAP READ-MODIFY-WRITE Command 3.15.7 VRAP IDLE Command 3.15.8 VRAP PAUSE Command 3.16 Layer 1 Timing 3.17 Hardware Time Stamping 3.17.1 Time Stamp Classification 3.17.2 Time of Day Generation 3.17.3 Hardware Time Stamping Module 3.17.4 Configuring I/O Delays 3.18 Clocking and Reset 3.18.1 Pin Strapping 4 VCore-III System and CPU Interfaces 4.1 VCore-III Configurations 4.2 Clocking and Reset 4.2.1 Watchdog Timer 4.3 Shared Bus 4.3.1 VCore-III Shared Bus Arbitration 4.3.2 Chip Register Region 4.3.3 SI Flash Region 4.3.4 DDR3/DDR3L Region 4.3.5 PCIe Region 4.4 VCore-III CPU 4.4.1 Little Endian and Big Endian Support 4.4.2 Software Debug and Development 4.5 External CPU Support 4.5.1 Register Access and Multimaster Systems 4.5.2 Serial Interface in Slave Mode 4.5.3 MIIM Interface in Slave Mode 4.5.4 Access to the VCore Shared Bus 4.5.5 Mailbox and Semaphores 4.6 PCIe Endpoint Controller 4.6.1 Accessing Endpoint Registers 4.6.2 Enabling the Endpoint 4.6.3 Base Address Registers Inbound Requests 4.6.4 Outbound Interrupts 4.6.5 Outbound Access 4.6.6 Power Management 4.6.7 Device Reset Using PCIe 4.7 Frame DMA 4.7.1 DMA Control Block Structures 4.7.2 Enabling and Disabling FDMA Channels 4.7.3 Channel Counters 4.7.4 FDMA Events and Interrupts 4.7.5 FDMA Extraction 4.7.6 FDMA Injection 4.7.7 Manual Mode 4.8 VCore-III System Peripherals 4.8.1 SI Boot Controller 4.8.2 SI Master Controller 4.8.3 DDR3/DDR3L Memory Controller 4.8.4 Timers 4.8.5 UARTs 4.8.6 Two-Wire Serial Interface 4.8.7 MII Management Controller 4.8.8 GPIO Controller 4.8.9 Serial GPIO Controller 4.8.10 Fan Controller 4.8.11 Temperature Sensor 4.8.12 Memory Integrity Monitor 4.8.13 Interrupt Controller 5 Features 5.1 Switch Control 5.1.1 Switch Initialization 5.2 Port Module Control 5.2.1 Port Reset Procedure 5.2.2 Port Counters 5.3 Layer-2 Switch 5.3.1 Basic Switching 5.3.2 Standard VLAN Operation 5.3.3 Provider Bridges and Q-in-Q Operation 5.3.4 Private VLANs 5.3.5 Asymmetric VLANs 5.3.6 Spanning Tree Protocols 5.3.7 IEEE 802.1X: Network Access Control 5.3.8 Link Aggregation 5.3.9 Simple Network Management Protocol (SNMP) 5.3.10 Mirroring 5.4 IGMP and MLD Snooping 5.4.1 IGMP and MLD Snooping Configuration 5.4.2 IP Multicast Forwarding Configuration 5.5 Quality of Service (QoS) 5.5.1 Basic QoS Configuration 5.5.2 IPv4 and IPv6 DSCP Remarking 5.5.3 Voice over IP (VoIP) 5.6 VCAP Applications 5.6.1 Notation for Control Lists Entries 5.6.2 Ingress Control Lists 5.6.3 Access Control Lists 5.6.4 Source IP Filter (SIP Filter) 5.6.5 DHCP Application 5.6.6 ARP Filtering 5.6.7 Ping Policing 5.6.8 TCP SYN Policing 5.7 CPU Extraction and Injection 5.7.1 Forwarding to CPU 5.7.2 Frame Extraction 5.7.3 Frame Injection 5.7.4 Frame Extraction and Injection Using An External CPU 6 Registers 7 Electrical Specifications 7.1 DC Specifications 7.1.1 Internal Pull-Up or Pull-Down Resistors 7.1.2 Reference Clock Inputs 7.1.3 PLL Clock Outputs 7.1.4 DDR3 SDRAM Signals 7.1.5 DDR3L SDRAM Signals 7.1.6 SERDES1G 7.1.7 SERDES6G 7.1.8 GPIO, SI, JTAG, and Miscellaneous Signals 7.1.9 Thermal Diode 7.2 AC Specifications 7.2.1 REFCLK Reference Clock (1G and 6G Serdes) 7.2.2 PLL Clock Outputs 7.2.3 SERDES1G 7.2.4 SERDES6G 7.2.5 Reset Timing Specifications 7.2.6 MIIM Timing Specifications 7.2.7 SI Boot Timing Master Mode Specifications 7.2.8 SI Timing Master Mode Specifications 7.2.9 SI Timing Slave Mode Specifications 7.2.10 DDR3/DDR3L SDRAM Input Signal Specifications 7.2.11 DDR3/DDR3L SDRAM Output Signal Specifications 7.2.12 JTAG Interface Specifications 7.2.13 Serial I/O Timing Specifications 7.2.14 Recovered Clock Outputs Specifications 7.2.15 Two-Wire Serial Interface Specifications 7.2.16 IEEE1588 Time Tick Output Specifications 7.3 Current and Power Consumption 7.4 Operating Conditions 7.4.1 Power Supply Sequencing 7.5 Stress Ratings 8 Pin Descriptions 8.1 Pin Diagram 8.2 Pins by Function 9 Package Information 9.1 Package Drawing 9.2 Thermal Specifications 9.3 Moisture Sensitivity 10 Design Guidelines 10.1 Power Supplies 10.2 Power Supply Decoupling 10.2.1 Reference Clock 10.2.2 Single-Ended REFCLK Input 10.3 Interfaces 10.3.1 General Recommendations 10.3.2 SerDes Interfaces (SGMII, 2.5G, QSGMII) 10.3.3 Serial Interface 10.3.4 PCI Express Interface 10.3.5 Two-Wire Serial Interface 10.3.6 DDR3 SDRAM Interface 10.3.7 Thermal Diode External Connection 11 Ordering Information