Product Brief AVR-DA (Microchip) - 8
| 制造商 | Microchip |
| 描述 | AVR-DA family of microcontrollers is using the AVR CPU with hardware multiplier, running at up to 24 MHz, with 32/64/128 KB of Flash, 4/8/16 KB of SRAM, and 512 bytes of EEPROM in 28-, 32-, 48-or 64-pin packages |
| 页数 / 页 | 15 / 8 — AVR-DA. Pinout. 2.2. 32-Pin VQFN and TQFP. Power. Special functions. … |
| 文件格式/大小 | PDF / 207 Kb |
| 文件语言 | 英语 |
AVR-DA. Pinout. 2.2. 32-Pin VQFN and TQFP. Power. Special functions. Note:. Product Brief
该数据表的模型线
文件文字版本
AVR-DA Pinout 2.2 32-Pin VQFN and TQFP
(EXTCLK) I 2 1 0 D D D 6 (RESET) 5 A A A N D P F F P P P G V U P P 2 1 0 9 8 7 6 5 3 3 3 2 2 2 2 2 PA3 1 24 PF4 PA4 2 23 PF3 PA5 3 22 PF2 PA6 4 21 PF1 (XTAL32K2) PA7 5 20 PF0 (XTAL32K1) PC0 6 19 GND PC1 7 18 AVDD PC2 8 17 PD7 9 0 1 2 3 4 5 6 1 1 1 1 1 1 1 3 0 1 2 3 4 5 6 C D D D D D D D P P P P P P P P
Power Special functions
Input supply Programming, debug Ground Clock, crystal PIN connected to VDD power domain PIN connected to AVDD power domain
Note:
For the AVR-DA family, the VDD and AVDD are internally connected together (no separate power domains). © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 8 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
(EXTCLK) I 2 1 0 D D D 6 (RESET) 5 A A A N D P F F P P P G V U P P 2 1 0 9 8 7 6 5 3 3 3 2 2 2 2 2 PA3 1 24 PF4 PA4 2 23 PF3 PA5 3 22 PF2 PA6 4 21 PF1 (XTAL32K2) PA7 5 20 PF0 (XTAL32K1) PC0 6 19 GND PC1 7 18 AVDD PC2 8 17 PD7 9 0 1 2 3 4 5 6 1 1 1 1 1 1 1 3 0 1 2 3 4 5 6 C D D D D D D D P P P P P P P P
Power Special functions
Input supply Programming, debug Ground Clock, crystal PIN connected to VDD power domain PIN connected to AVDD power domain
Note:
For the AVR-DA family, the VDD and AVDD are internally connected together (no separate power domains). © 2020 Microchip Technology Inc.
Product Brief
DS40002164A-page 8 Document Outline Introduction Features AVR-DA Family Overview 1. Memory Overview 2. Peripheral Overview Table of Contents 1. Block Diagram 2. Pinout 2.1. 28-Pin SPDIP, SSOP and SOIC 2.2. 32-Pin VQFN and TQFP 2.3. 48-Pin VQFN and TQFP 2.4. 64-Pin VQFN and TQFP 3. I/O Multiplexing and Considerations 3.1. I/O Multiplexing The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service