Datasheet CD4538BC (Fairchild)

制造商Fairchild
描述Dual Precision Monostable
页数 / 页12 / 1 — CD453. 8BC. Dual. CD4538BC Dual Precision Monostable. Prec. General …
文件格式/大小PDF / 140 Kb
文件语言英语

CD453. 8BC. Dual. CD4538BC Dual Precision Monostable. Prec. General Description. Features. isi. on Monost. Ordering Code:. Order Number

Datasheet CD4538BC Fairchild

该数据表的模型线

文件文字版本

CD453
October 1987 Revised April 2002
8BC Dual CD4538BC Dual Precision Monostable Prec General Description Features isi
The CD4538BC is a dual, precision monostable multivibra- ■ Wide supply voltage range: 3.0V to 15V tor with independent trigger and reset controls. The device
on Monost
■ High noise immunity: 0.45 VCC (typ.) is retriggerable and resettable, and the control inputs are ■ Low power TTL compatibility: internally latched. Two trigger inputs are provided to allow Fan out of 2 driving 74L or 1 driving 74LS either rising or falling edge triggering. The reset inputs are active LOW and prevent triggering while active. Precise ■ New formula: control of output pulse-width has been achieved using lin- PWOUT = RC (PW in seconds, R in Ohms, C in Farads) ear CMOS techniques. The pulse duration and accuracy ■ ±1.0% pulse-width variation from part to part (typ.)
a
are determined by external components RX and CX. The
bl
■ Wide pulse-width range: 1 µs to ∞ device does not allow the timing capacitor to discharge
e
■ Separate latched reset inputs through the timing pin on power-down condition. For this reason, no external protection resistor is required in series ■ Symmetrical output sink and source capability with the timing pin. Input protection from static discharge is ■ Low standby current: 5 nA (typ.) @ 5 VDC provided on all pins. ■ Pin compatible to CD4528BC
Ordering Code: Order Number Package Number Package Description
CD4538BCM M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow CD4538BCWM M16B 16-Lead Small Outline Intergrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide CD4538BCN N16E 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram Truth Table Inputs Outputs Clear A B Q Q
L X X L H X H X L H X X L L H H L ↓ H ↑ H H = HIGH Level L = LOW Level ↑ = Transition from LOW-to-HIGH
Top View
↓ = Transition from HIGH-to-LOW = One HIGH Level Pulse = One LOW Level Pulse X = Irrelevant © 2002 Fairchild Semiconductor Corporation DS006000 www.fairchildsemi.com