Datasheet ADP2325 (Analog Devices) - 6
| 制造商 | Analog Devices |
| 描述 | Dual 5 A, 20 V Synchronous Step-Down Regulator with Integrated High-Side MOSFET |
| 页数 / 页 | 32 / 6 — ADP2325. Data Sheet. ABSOLUTE MAXIMUM RATINGS. THERMAL RESISTANCE. Table … |
| 修订版 | A |
| 文件格式/大小 | PDF / 810 Kb |
| 文件语言 | 英语 |
ADP2325. Data Sheet. ABSOLUTE MAXIMUM RATINGS. THERMAL RESISTANCE. Table 2. Parameter Rating. Boundary Condition
该数据表的模型线
文件文字版本
ADP2325 Data Sheet ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE Table 2.
θ
Parameter Rating
JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. PVIN1, PVIN2, EN1, EN2 −0.3 V to +22 V SW1, SW2 −1 V to +22 V
Boundary Condition
BST1, BST2 VSW + 6 V θJA is measured using natural convection on a JEDEC 4-layer FB1, FB2, SS1, SS2, COMP1, COMP2, −0.3 V to +6 V board, and the exposed pad is soldered to the printed circuit PGOOD1, PGOOD2, TRK1, TRK2, SCFG, board (PCB) with thermal vias. SYNC, RT, MODE INTVCC, VDRV, DL1, DL2 −0.3 V to +6 V
Table 3. Thermal Resistance
PGND to GND −0.3 V to +0.3 V
Package Type θJA Unit
Temperature Range 32-Lead LFCSP_WQ 32.7 °C/W Operating (Junction) −40°C to +125°C Storage −65°C to +150°C
ESD CAUTION
Soldering Conditions JEDEC J-STD-020 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. A | Page 6 of 32 Document Outline Features Applications Typical Application Circuit General Description Revision History Functional Block Diagram Specifications Absolute Maximum Ratings Thermal Resistance Boundary Condition ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Control Scheme PWM Mode PFM Mode Precision Enable/Shutdown Separate Input Voltages Internal Regulator (INTVCC) Bootstrap Circuitry Low-Side Driver Oscillator Synchronization Soft Start Peak Current-Limit and Short-Circuit Protection Voltage Tracking Coincident Tracking Ratiometric Tracking Parallel Operation Power Good Overvoltage Protection Undervoltage Lockout Thermal Shutdown Applications Information ADIsimPower Design Tool Input Capacitor Selection Output Voltage Setting Voltage Conversion Limitations Current-Limit Setting Inductor Selection Output Capacitor Selection Low-Side Power Device Selection Programming the UVLO Input Compensation Components Design Design Example Output Voltage Setting Current-Limit Setting Frequency Setting Inductor Selection Output Capacitor Selection Low-Side MOSFET Selection Compensation Components Soft Start Time Programming Input Capacitor Selection External Components Recommendations Typical Application Circuits Packaging and Ordering Information Outline Dimensions Ordering Guide
θ
Parameter Rating
JA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. PVIN1, PVIN2, EN1, EN2 −0.3 V to +22 V SW1, SW2 −1 V to +22 V
Boundary Condition
BST1, BST2 VSW + 6 V θJA is measured using natural convection on a JEDEC 4-layer FB1, FB2, SS1, SS2, COMP1, COMP2, −0.3 V to +6 V board, and the exposed pad is soldered to the printed circuit PGOOD1, PGOOD2, TRK1, TRK2, SCFG, board (PCB) with thermal vias. SYNC, RT, MODE INTVCC, VDRV, DL1, DL2 −0.3 V to +6 V
Table 3. Thermal Resistance
PGND to GND −0.3 V to +0.3 V
Package Type θJA Unit
Temperature Range 32-Lead LFCSP_WQ 32.7 °C/W Operating (Junction) −40°C to +125°C Storage −65°C to +150°C
ESD CAUTION
Soldering Conditions JEDEC J-STD-020 Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. A | Page 6 of 32 Document Outline Features Applications Typical Application Circuit General Description Revision History Functional Block Diagram Specifications Absolute Maximum Ratings Thermal Resistance Boundary Condition ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Theory of Operation Control Scheme PWM Mode PFM Mode Precision Enable/Shutdown Separate Input Voltages Internal Regulator (INTVCC) Bootstrap Circuitry Low-Side Driver Oscillator Synchronization Soft Start Peak Current-Limit and Short-Circuit Protection Voltage Tracking Coincident Tracking Ratiometric Tracking Parallel Operation Power Good Overvoltage Protection Undervoltage Lockout Thermal Shutdown Applications Information ADIsimPower Design Tool Input Capacitor Selection Output Voltage Setting Voltage Conversion Limitations Current-Limit Setting Inductor Selection Output Capacitor Selection Low-Side Power Device Selection Programming the UVLO Input Compensation Components Design Design Example Output Voltage Setting Current-Limit Setting Frequency Setting Inductor Selection Output Capacitor Selection Low-Side MOSFET Selection Compensation Components Soft Start Time Programming Input Capacitor Selection External Components Recommendations Typical Application Circuits Packaging and Ordering Information Outline Dimensions Ordering Guide