Datasheet AD7612 (Analog Devices) - 5

制造商Analog Devices
描述16-Bit, 750 kSPS, Unipolar/Bipolar Programmable Input PulSAR ADC
页数 / 页33 / 5 — AD7612. Data Sheet. Parameter Conditions/Comments. Min. Typ. Max. Unit
修订版A
文件格式/大小PDF / 590 Kb
文件语言英语

AD7612. Data Sheet. Parameter Conditions/Comments. Min. Typ. Max. Unit

AD7612 Data Sheet Parameter Conditions/Comments Min Typ Max Unit

该数据表的模型线

文件文字版本

link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 5 link to page 21
AD7612 Data Sheet Parameter Conditions/Comments Min Typ Max Unit
REFERENCE BUFFER PDREF = high REFBUFIN Input Voltage Range 2.4 2.5 2.6 V EXTERNAL REFERENCE PDREF = PDBUF = high Voltage Range REF 4.75 5 AVDD + 0.1 V Current Drain 750 kSPS throughput 250 μA TEMPERATURE PIN Voltage Output @ 25°C 311 mV Temperature Sensitivity 1 mV/°C Output Resistance 4.33 kΩ DIGITAL INPUTS Logic Levels VIL −0.3 +0.6 V VIH 2.1 OVDD + 0.3 V IIL −1 +1 μA IIH −1 +1 μA DIGITAL OUTPUTS Data Format Parallel or serial 16-bit Pipeline Delay6 VOL ISINK = 500 μA 0.4 V VOH ISOURCE = –500 μA OVDD − 0.6 V POWER SUPPLIES Specified Performance AVDD 4.757 5 5.25 V DVDD 4.75 5 5.25 V OVDD 2.7 5.25 V VCC 7 15 15.75 V VEE −15.75 −15 0 V Operating Current8, 9 @ 750 kSPS throughput AVDD With Internal Reference 19.5 mA With Internal Reference Disabled 18 mA DVDD 6.5 mA OVDD 0.5 mA VCC VCC = 15 V, with internal reference buffer 3 mA VCC = 15 V 2.3 mA VEE VEE = −15 V 2 mA Power Dissipation @ 750 kSPS throughput With Internal Reference PDREF = PDBUF = low 205 230 mW With Internal Reference Disabled PDREF = PDBUF = high 190 210 mW In Power-Down Mode10 PD = high 10 μW TEMPERATURE RANGE11 Specified Performance TMIN to TMAX −40 +85 °C 1 With VIN = 0 V to 5 V or 0 V to 10 V ranges, the input current is typically 70 μA. In all input ranges, the input current scales with throughput. See the Analog Inputs section. 2 All specified performance is guaranteed up to 750 kSPS throughout, however throughputs up to 900 kSPS can be used with some linearity performance degradation. 3 Linearity is tested using endpoints, not best fit. All linearity is tested with an external 5 V reference. 4 LSB means least significant bit. All specifications in LSB do not include the error contributed by the reference. 5 All specifications in decibels are referred to a full-scale range input, FSR. Tested with an input signal at 0.5 dB below full-scale, unless otherwise specified. 6 Conversion results are available immediately after completed conversion. 7 4.75 V or VREF – 0.1 V, whichever is larger. 8 Tested in parallel reading mode. 9 With internal reference, PDREF = PDBUF = low; with internal reference disabled, PDREF = PDBUF = high. With internal reference buffer, PDBUF = low. 10 With all digital inputs forced to OVDD. 11 Consult sales for extended temperature range. Rev. A | Page 4 of 32 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION OVERVIEW CONVERTER OPERATION MODES OF OPERATION Normal Mode Impulse Mode TRANSFER FUNCTIONS TYPICAL CONNECTION DIAGRAM ANALOG INPUTS Input Range Selection Input Structure VOLTAGE REFERENCE INPUT/OUTPUT Internal Reference (REF = 5 V) (PDREF = Low, PDBUF = Low) External 2.5 V Reference and Internal Buffer (REF = 5 V) (PDREF = High, PDBUF = Low) External 5 V Reference (PDREF = High, PDBUF = High) Reference Decoupling Temperature Sensor POWER SUPPLIES Core Supplies High Voltage Supplies Digital Output Supply Power Sequencing Power Dissipation vs. Throughput Power Down CONVERSION CONTROL INTERFACES DIGITAL INTERFACE RESET PARALLEL INTERFACE Master Parallel Interface Slave Parallel Interface 8-Bit Interface (Master or Slave) SERIAL INTERFACE Data Interface MASTER SERIAL INTERFACE Internal Clock (SER/ = high, EXT/ = Low) Read During Convert (RDC = High) Read During Convert (RDC = Low, DIVSCLK[1:0] = [0 to 3]) SLAVE SERIAL INTERFACE External Clock (SER/ = High, EXT/ = High) External Discontinuous Clock Data Read After Conversion Daisy-Chain Feature External Clock Data Read During Previous Conversion External Clock Data Read After/During Conversion HARDWARE CONFIGURATION SOFTWARE CONFIGURATION MICROPROCESSOR INTERFACING SPI Interface APPLICATION INFORMATION LAYOUT GUIDELINES EVALUATING PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE