Datasheet LTC2208-14 (Analog Devices) - 16
| 制造商 | Analog Devices |
| 描述 | 14-Bit, 130Msps ADC |
| 页数 / 页 | 28 / 16 — BLOCK DIAGRAM. Figure 1. Functional Block Diagram |
| 文件格式/大小 | PDF / 730 Kb |
| 文件语言 | 英语 |
BLOCK DIAGRAM. Figure 1. Functional Block Diagram
该数据表的模型线
文件文字版本
LTC2208-14
BLOCK DIAGRAM
A + IN VDD INPUT FIRST PIPELINED SECOND PIPELINED THIRD PIPELINED FOURTH PIPELINED FIFTH PIPELINED – S/H ADC STAGE ADC STAGE ADC STAGE ADC STAGE ADC STAGE AIN GND DITHER SIGNAL GENERATOR CORRECTION LOGIC AND SHIFT REGISTER RANGE ADC CLOCKS OV SELECT DD CLKOUT+ CLKOUT– SENSE OF+ DIFFERENTIAL OF– ADC PGA INPUT CONTROL REFERENCE OUTPUT D13+ LOW JITTER LOGIC DRIVERS D13– CLOCK • VCM DRIVER • BUFFER • D0+ D0– VOLTAGE REFERENCE OGND 220814 F01 ENC+ ENC– SHDN PGA RAND M0DE LVDS DITH
Figure 1. Functional Block Diagram
220814fb 16
BLOCK DIAGRAM
A + IN VDD INPUT FIRST PIPELINED SECOND PIPELINED THIRD PIPELINED FOURTH PIPELINED FIFTH PIPELINED – S/H ADC STAGE ADC STAGE ADC STAGE ADC STAGE ADC STAGE AIN GND DITHER SIGNAL GENERATOR CORRECTION LOGIC AND SHIFT REGISTER RANGE ADC CLOCKS OV SELECT DD CLKOUT+ CLKOUT– SENSE OF+ DIFFERENTIAL OF– ADC PGA INPUT CONTROL REFERENCE OUTPUT D13+ LOW JITTER LOGIC DRIVERS D13– CLOCK • VCM DRIVER • BUFFER • D0+ D0– VOLTAGE REFERENCE OGND 220814 F01 ENC+ ENC– SHDN PGA RAND M0DE LVDS DITH
Figure 1. Functional Block Diagram
220814fb 16