PDF, 1.3 Mb, 语言: en, 修订版: B, 文件上传: Jul 3, 2019, 页数: 32
30 MHz Dual Programmable Filters and Variable Gain Amplifiers
从文件中提取
30 MHz Dual Programmable Filters
and Variable Gain Amplifiers
ADRF6510 Data Sheet FUNCTIONAL BLOCK DIAGRAM Matched pair of programmable filters and VGAs
Continuous gain control range: −5 dB to +45 dB
6-pole filter
1 MHz to 30 MHz in 1 MHz steps, 0.5 dB corner frequency
SPI programmable
6 dB front-end gain step
IMD3: >55 dBc for 1.5 V p-p composite output
HD2, HD3: >60 dBc for 1.5 V p-p output
Differential input and output
Adjustable output common-mode voltage
Optional dc output offset correction
Power-down feature
Single 5 V supply operation ENBL INP1 VPS COM GNSW OFS1 VPS VPSD OPP1 COMD OPM1
COM LE
CLK ADRF6510 SPI GAIN
VOCM DATA
SDO COM COM OPM2 VPS OPP2 COM APPLICATIONS INM1 INP2 INM2 VPS COM OFDS OFS2 VPS 09002-001 FEATURES Figure 1. Baseband I/Q receivers
Diversity receivers
ADC drivers GENERAL DESCRIPTION
The ADRF6510 is a matched pair of fully differential low noise
and low distortion programmable filters and variable gain amplifiers (VGAs). Each channel is capable of rejecting large out-ofband interferers while reliably boosting the wanted signal, thus …