PDF, 934 Kb, 语言: en, 修订版: 0, 文件上传: Oct 7, 2017, 页数: 33
Quad 8-Bit, 65 MSPS, Serial LVDS A/D Converter
从文件中提取
Quad 8-Bit, 65 MSPS,
Serial LVDS 3 V A/D Converter
AD9289
FEATURES FUNCTIONAL BLOCK DIAGRAM Four ADCs in one package
Serial LVDS digital output data rates to 520 Mbps (ANSI-644)
Data and frame clock outputs
SNR = 48 dBc (to Nyquist)
Excellent linearity
DNL = ±0.2 LSB (typical)
INL = ±0.25 LSB (typical)
300 MHz full power analog bandwidth
Power dissipation = 112 mW/channel at 65 MSPS
1 Vp-p to 2 Vp-p input voltage range
3.0 V supply operation
Power-down mode
Digital test pattern enable for timing alignments AVDD DFS PDWN DTP DRVDD DRGND AD9289
VIN+A
VIN–A SHA PIPELINE
ADC SHA PIPELINE
ADC SHA PIPELINE
ADC SHA PIPELINE
ADC VIN+B
VIN–B …