Datasheet Linear Technology LTC2273 — 数据表

制造商	Linear Technology
系列	LTC2273

16位，80Msps串行输出ADC（JESD204）

数据表

PDF, 791 Kb, 语言: en, 文件上传: Aug 20, 2017, 页数: 44
16-Bit, 80Msps Serial Output ADC (JESD204)

从文件中提取

	LTC2273CUJ#PBF	LTC2273CUJ#TRPBF	LTC2273IUJ#PBF	LTC2273IUJ#TRPBF
N	1	2	3	4
Package	6x6 QFN-40 包装外形图	6x6 QFN-40 包装外形图	6x6 QFN-40 包装外形图	6x6 QFN-40 包装外形图
Package Code	UJ	UJ	UJ	UJ
Package Index	05-08-1728	05-08-1728	05-08-1728	05-08-1728
Pin Count	40	40	40	40

Parameters / Models	LTC2273CUJ#PBF	LTC2273CUJ#TRPBF	LTC2273IUJ#PBF	LTC2273IUJ#TRPBF
ADC INL, LSB	1.2	1.2	1.2	1.2
ADCs	1	1	1	1
Architecture	Pipeline	Pipeline	Pipeline	Pipeline
Bipolar/Unipolar Input	Bipolar	Bipolar	Bipolar	Bipolar
Bits, bits	16	16	16	16
Number of Channels	1	1	1	1
DNL, LSB	0.3	0.3	0.3	0.3
Demo Boards	DC1151A-E,DC1151A-F	DC1151A-E,DC1151A-F	DC1151A-E,DC1151A-F	DC1151A-E,DC1151A-F
Export Control	yes	yes	yes	yes
Features	2.1Gbps JESD204, High IF Sampling, PGA, Internal Dither, Clock Duty Cycle Stabilizer	2.1Gbps JESD204, High IF Sampling, PGA, Internal Dither, Clock Duty Cycle Stabilizer	2.1Gbps JESD204, High IF Sampling, PGA, Internal Dither, Clock Duty Cycle Stabilizer	2.1Gbps JESD204, High IF Sampling, PGA, Internal Dither, Clock Duty Cycle Stabilizer
I/O	Serial JESD204	Serial JESD204	Serial JESD204	Serial JESD204
Input Drive	Differential	Differential	Differential	Differential
Input Span	2.25Vpp or 1.5Vpp	2.25Vpp or 1.5Vpp	2.25Vpp or 1.5Vpp	2.25Vpp or 1.5Vpp
Internal Reference	yes	yes	yes	yes
Latency	9	9	9	9
Operating Temperature Range, °C	0 to 70	0 to 70	-40 to 85	-40 to 85
Power, mW	1100	1100	1100	1100
SFDR, dB	100	100	100	100
SINAD, dB	77.6	77.6	77.6	77.6
SNR, dB	77.6	77.6	77.6	77.6
Simultaneous	no	no	no	no
Speed, ksps	80000	80000	80000	80000
Supply Voltage Range	3.3V	3.3V	3.3V	3.3V

	LTC2273CUJ#PBF	LTC2273CUJ#TRPBF	LTC2273IUJ#PBF	LTC2273IUJ#TRPBF
RoHS	Compliant	Compliant	Compliant	Compliant

系列: LTC2273 (4)

Data Conversion > Analog-to-Digital Converters (ADC) > High Speed ADCs (Fs >=10Msps)