Datasheet Texas Instruments SN74HC166 — 数据表

制造商Texas Instruments
系列SN74HC166
Datasheet Texas Instruments SN74HC166

8位并行负载移位寄存器

数据表

SN54HC166, SN74HC166 datasheet
PDF, 1.8 Mb, 修订版: D, 档案已发布: Sep 15, 2003
从文件中提取

价格

状态

SN74HC166DSN74HC166DBRSN74HC166DG4SN74HC166DRSN74HC166DRE4SN74HC166DRG4SN74HC166NSN74HC166NSRSN74HC166PWSN74HC166PWG4SN74HC166PWRSN74HC166PWRE4SN74HC166PWT
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesNoNoNoNoNoNoNoNoNoYesNoNo

打包

SN74HC166DSN74HC166DBRSN74HC166DG4SN74HC166DRSN74HC166DRE4SN74HC166DRG4SN74HC166NSN74HC166NSRSN74HC166PWSN74HC166PWG4SN74HC166PWRSN74HC166PWRE4SN74HC166PWT
N12345678910111213
Pin16161616161616161616161616
Package TypeDDBDDDDNNSPWPWPWPWPW
Industry STD TermSOICSSOPSOICSOICSOICSOICPDIPSOPTSSOPTSSOPTSSOPTSSOPTSSOP
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDIP-TR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY40200040250025002500252000909020002000250
CarrierTUBELARGE T&RTUBELARGE T&RLARGE T&RLARGE T&RTUBELARGE T&RTUBETUBELARGE T&RLARGE T&RSMALL T&R
Device MarkingHC166HC166HC166HC166HC166HC166SN74HC166NHC166HC166HC166HC166HC166HC166
Width (mm)3.915.33.913.913.913.916.355.34.44.44.44.44.4
Length (mm)9.96.29.99.99.99.919.310.355555
Thickness (mm)1.581.951.581.581.581.583.91.9511111
Pitch (mm)1.27.651.271.271.271.272.541.27.65.65.65.65.65
Max Height (mm)1.7521.751.751.751.755.0821.21.21.21.21.2
Mechanical Data下载下载下载下载下载下载下载下载下载下载下载下载下载

参数化

Parameters / ModelsSN74HC166D
SN74HC166D
SN74HC166DBR
SN74HC166DBR
SN74HC166DG4
SN74HC166DG4
SN74HC166DR
SN74HC166DR
SN74HC166DRE4
SN74HC166DRE4
SN74HC166DRG4
SN74HC166DRG4
SN74HC166N
SN74HC166N
SN74HC166NSR
SN74HC166NSR
SN74HC166PW
SN74HC166PW
SN74HC166PWG4
SN74HC166PWG4
SN74HC166PWR
SN74HC166PWR
SN74HC166PWRE4
SN74HC166PWRE4
SN74HC166PWT
SN74HC166PWT
3-State OutputNoNoNoNoNoNoNoNoNoNoNoNoNo
Approx. Price (US$)0.12 | 1ku
F @ Nom Voltage(Max), Mhz282828282828282828282828
F @ Nom Voltage(Max)(Mhz)28
ICC @ Nom Voltage(Max), mA0.080.080.080.080.080.080.080.080.080.080.080.08
ICC @ Nom Voltage(Max)(mA)0.08
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85
Output Drive (IOL/IOH)(Max), mA5.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.25.2/-5.2
Output Drive (IOL/IOH)(Max)(mA)5.2/-5.2
Package GroupSOICSSOPSOICSOICSOICSOICPDIPSOTSSOPTSSOPTSSOPTSSOPTSSOP
Package Size: mm2:W x L, PKG16SOIC: 59 mm2: 6 x 9.9(SOIC)16SSOP: 48 mm2: 7.8 x 6.2(SSOP)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)16SOIC: 59 mm2: 6 x 9.9(SOIC)See datasheet (PDIP)16SO: 80 mm2: 7.8 x 10.2(SO)16TSSOP: 32 mm2: 6.4 x 5(TSSOP)16TSSOP: 32 mm2: 6.4 x 5(TSSOP)16TSSOP: 32 mm2: 6.4 x 5(TSSOP)16TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Package Size: mm2:W x L (PKG)See datasheet (PDIP)
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Schmitt TriggerNoNoNoNoNoNoNoNoNoNoNoNoNo
Technology FamilyHCHCHCHCHCHCHCHCHCHCHCHCHC
VCC(Max), V666666666666
VCC(Max)(V)6
VCC(Min), V222222222222
VCC(Min)(V)2
Voltage(Nom), V666666666666
Voltage(Nom)(V)6
tpd @ Nom Voltage(Max), ns323232323232323232323232
tpd @ Nom Voltage(Max)(ns)32

生态计划

SN74HC166DSN74HC166DBRSN74HC166DG4SN74HC166DRSN74HC166DRE4SN74HC166DRG4SN74HC166NSN74HC166NSRSN74HC166PWSN74HC166PWG4SN74HC166PWRSN74HC166PWRE4SN74HC166PWT
RoHSCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliantCompliant
Pb FreeYesYes

应用须知

  • HCMOS Design Considerations (Rev. A)
    PDF, 207 Kb, 修订版: A, 档案已发布: Sep 9, 2002
    This document describes a potential problem designers may encounter when using high-speed CMOS (HC) logic devices. There also is a broad range of CMOS-system to non-CMOS-system interfaces that need to be considered. The design engineer inevitably encounters these interfaces. Key considerations for handling these interfaces are also discussed in this book.

模型线

制造商分类

  • Semiconductors> Logic> Flip-Flop/Latch/Register> Shift Register