Datasheet Texas Instruments SN74AVCH20T245 — 数据表

制造商Texas Instruments
系列SN74AVCH20T245
Datasheet Texas Instruments SN74AVCH20T245

具有可配置电压转换和三态输出的20位双电源总线收发器

数据表

SN74AVCH20T245 datasheet
PDF, 1.0 Mb, 修订版: F, 档案已发布: Apr 19, 2005
从文件中提取

价格

状态

74AVCH20T245ZQLRSN74AVCH20T245GRSN74AVCH20T245VR
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesYes

打包

74AVCH20T245ZQLRSN74AVCH20T245GRSN74AVCH20T245VR
N123
Pin565656
Package TypeZQLDGGDGV
Industry STD TermBGA MICROSTAR JUNIORTSSOPTVSOP
JEDEC CodeR-PBGA-NR-PDSO-GR-PDSO-G
Package QTY100020002000
CarrierLARGE T&RLARGE T&RLARGE T&R
Device MarkingWK245AVCH20T245WK245
Width (mm)4.56.14.4
Length (mm)71411.3
Thickness (mm).751.151.05
Pitch (mm).65.5.4
Max Height (mm)11.21.2
Mechanical Data下载下载下载

参数化

Parameters / Models74AVCH20T245ZQLR
74AVCH20T245ZQLR
SN74AVCH20T245GR
SN74AVCH20T245GR
SN74AVCH20T245VR
SN74AVCH20T245VR
Bits202020
F @ Nom Voltage(Max), Mhz100100100
ICC @ Nom Voltage(Max), mA0.0650.0650.065
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85
Package GroupBGA MICROSTAR JUNIORTSSOPTVSOP
Package Size: mm2:W x L, PKG56BGA MICROSTAR JUNIOR: 32 mm2: 4.5 x 7(BGA MICROSTAR JUNIOR)56TSSOP: 113 mm2: 8.1 x 14(TSSOP)56TVSOP: 72 mm2: 6.4 x 11.3(TVSOP)
RatingCatalogCatalogCatalog
Schmitt TriggerNoNoNo
Technology FamilyAVCAVCAVC
VCC(Max), V3.63.63.6
VCC(Min), V1.21.21.2
Voltage(Nom), V1.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.31.2,1.5,1.8,2.5,3.3
tpd @ Nom Voltage(Max), ns3.8,3.6,3.5,3.43.8,3.6,3.5,3.43.8,3.6,3.5,3.4

生态计划

74AVCH20T245ZQLRSN74AVCH20T245GRSN74AVCH20T245VR
RoHSCompliantCompliantCompliant

应用须知

  • Dynamic Output Control (DOC) Circuitry Technology And Applications (Rev. B)
    PDF, 126 Kb, 修订版: B, 档案已发布: Jul 7, 1999
    Texas Instruments (TI[TM]) next-generation logic is called the Advanced Very-low-voltage CMOS (AVC) family. The AVCfamily features TI?s Dynamic Output Control (DOC[TM]) circuit (patent pending). DOC circuitry automatically lowers the outputimpedance of the circuit at the beginning of a signal transition, providing enough current to achieve high signaling speeds, thensubsequently raises the i
  • AVC Logic Family Technology and Applications (Rev. A)
    PDF, 148 Kb, 修订版: A, 档案已发布: Aug 26, 1998
    Texas Instruments (TI?) announces the industry?s first logic family to achieve maximum propagation delays of less than 2 ns at 2.5 V. TI?s next-generation logic is the Advanced Very-low-voltage CMOS (AVC) family. Although optimized for 2.5-V systems, AVC logic supports mixed-voltage systems because it is compatible with 3.3-V and 1.8-V devices. The AVC family features TI?s Dynamic Output Control (
  • Voltage Translation Between 3.3-V, 2.5-V, 1.8-V, and 1.5-V Logic Standards (Rev. B)
    PDF, 390 Kb, 修订版: B, 档案已发布: Apr 30, 2015
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, 修订版: B, 档案已发布: May 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Selecting the Right Level Translation Solution (Rev. A)
    PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
    Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati

模型线

制造商分类

  • Semiconductors> Logic> Voltage Level Translation> Direction Controlled Voltage Translation