Datasheet Texas Instruments DS15EA101SQX/NOPB — 数据表

DS15EA101具有LOS检测功能的0.15至1.5 Gbps自适应电缆均衡器16-WQFN -40至85

数据表

PDF, 1.1 Mb, 修订版: H, 档案已发布: Apr 12, 2013

从文件中提取

Lifecycle Status	Active (Recommended for new designs)
Manufacture's Sample Availability	No

Approx. Price (US$)	4.85 \| 1ku
ICC(Max)(mA)	77
Input Compatibility	800 mVp-p Swing Must be AC-Coupled
Number of Channels(#)	1
Operating Temperature Range(C)	-40 to 85
Output Compatibility	CML LVDS
Package Group	WQFN
Package Size: mm2:W x L (PKG)	16WQFN: 16 mm2: 4 x 4(WQFN)
Protocols	General Purpose
Speed(Max)(Gbps)	1.5
SupplyVoltage(Volt)	3.3

RoHS	Compliant
Pb Free	Yes

下载
Extending the Signal Path Over Data Trans Lines Using LVDS Signal Conditioning
PDF, 575 Kb, 档案已发布: Aug 2, 2007
下载
Extending the Reach of a FPD-Link II Interface with Cable Drivers and Equalizers (Rev. A)
PDF, 118 Kb, 修订版: A, 档案已发布: Apr 26, 2013
TI's family of embedded clock LVDS SER/DES (FPD-link II) provides a 2-wire serial interface for displayapplications up to distances of 10 meters.
下载
Signal Integrity Eval of Bourns Lightning Protection Solutions w/HS Interfaces
PDF, 975 Kb, 档案已发布: Jan 8, 2010
下载
DS15BA101 & DS15EA101 Enable Long Reach Applications for Embedded Clock SER/DES (Rev. E)
PDF, 170 Kb, 修订版: E, 档案已发布: Apr 29, 2013
Reduction in system size, increase in system performance and savings in system cost are valuablebenefits that SER/DES devices (Serializers and Deserializers) bring to many system designers. Thesebenefits are the reason why SER/DES are integral pieces of many of todayвЂ™s high-speed systems.One of the design constraints for these systems is the maximum transmission distance between a serializer

系列: DS15EA101 (3)