Datasheet Texas Instruments CD74ACT10 — 数据表

制造商	Texas Instruments
系列	CD74ACT10

三路3输入与非门

数据表

PDF, 798 Kb, 档案已发布: Nov 4, 2002

从文件中提取

	CD74ACT10E	CD74ACT10M	CD74ACT10M96	CD74ACT10M96G4	CD74ACT10MG4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No

	CD74ACT10E	CD74ACT10M	CD74ACT10M96	CD74ACT10M96G4	CD74ACT10MG4
N	1	2	3	4	5
Pin	14	14	14	14	14
Package Type	N	D	D	D	D
Industry STD Term	PDIP	SOIC	SOIC	SOIC	SOIC
JEDEC Code	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	50	2500	2500	50
Carrier	TUBE	TUBE	LARGE T&R	LARGE T&R	TUBE
Device Marking	CD74ACT10E	ACT10M	ACT10M	ACT10M	ACT10M
Width (mm)	6.35	3.91	3.91	3.91	3.91
Length (mm)	19.3	8.65	8.65	8.65	8.65
Thickness (mm)	3.9	1.58	1.58	1.58	1.58
Pitch (mm)	2.54	1.27	1.27	1.27	1.27
Max Height (mm)	5.08	1.75	1.75	1.75	1.75
Mechanical Data	下载	下载	下载	下载	下载

Parameters / Models	CD74ACT10E	CD74ACT10M	CD74ACT10M96	CD74ACT10M96G4	CD74ACT10MG4
Bits	3	3	3	3	3
F @ Nom Voltage(Max), Mhz	90	90	90	90	90
ICC @ Nom Voltage(Max), mA	0.04	0.04	0.04	0.04	0.04
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24
Package Group	PDIP	SOIC	SOIC	SOIC	SOIC
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No
Technology Family	ACT	ACT	ACT	ACT	ACT
VCC(Max), V	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	4.5	4.5	4.5	4.5	4.5
Voltage(Nom), V	5	5	5	5	5
tpd @ Nom Voltage(Max), ns	12.3	12.3	12.3	12.3	12.3

	CD74ACT10E	CD74ACT10M	CD74ACT10M96	CD74ACT10M96G4	CD74ACT10MG4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes

下载
Selecting the Right Level Translation Solution (Rev. A)
PDF, 313 Kb, 修订版: A, 档案已发布: Jun 22, 2004
Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
下载
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, 档案已发布: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

系列: CD74ACT10 (5)