Datasheet Texas Instruments CD74AC273 — 数据表

制造商	Texas Instruments
系列	CD74AC273

具有复位功能的八路D类触发器

数据表

PDF, 944 Kb, 修订版: B, 档案已发布: Jul 1, 2002

从文件中提取

	CD74AC273E	CD74AC273EE4	CD74AC273M	CD74AC273M96	CD74AC273M96E4	CD74AC273M96G4
Lifecycle Status	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)	Active (Recommended for new designs)
Manufacture's Sample Availability	No	No	No	No	No	No

	CD74AC273E	CD74AC273EE4	CD74AC273M	CD74AC273M96	CD74AC273M96E4	CD74AC273M96G4
N	1	2	3	4	5	6
Pin	20	20	20	20	20	20
Package Type	N	N	DW	DW	DW	DW
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	20	20	25	2000	2000	2000
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R
Device Marking	CD74AC273E	CD74AC273E	AC273M	AC273M	AC273M	AC273M
Width (mm)	6.35	6.35	7.5	7.5	7.5	7.5
Length (mm)	24.33	24.33	12.8	12.8	12.8	12.8
Thickness (mm)	4.57	4.57	2.35	2.35	2.35	2.35
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27
Max Height (mm)	5.08	5.08	2.65	2.65	2.65	2.65
Mechanical Data	下载	下载	下载	下载	下载	下载

Parameters / Models	CD74AC273E	CD74AC273EE4	CD74AC273M	CD74AC273M96	CD74AC273M96E4	CD74AC273M96G4
3-State Output	No	No	No	No	No	No
Bits	8	8	8	8	8	8
F @ Nom Voltage(Max), Mhz	100	100	100	100	100	100
ICC @ Nom Voltage(Max), mA	0.08	0.08	0.08	0.08	0.08	0.08
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive (IOL/IOH)(Max), mA	24/-24	24/-24	24/-24	24/-24	24/-24	24/-24
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)	20SOIC: 132 mm2: 10.3 x 12.8(SOIC)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No
Technology Family	AC	AC	AC	AC	AC	AC
VCC(Max), V	5.5	5.5	5.5	5.5	5.5	5.5
VCC(Min), V	1.5	1.5	1.5	1.5	1.5	1.5
Voltage(Nom), V	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5	1.5,3.3,5
tpd @ Nom Voltage(Max), ns	154,17.2,12.3	154,17.2,12.3	154,17.2,12.3	154,17.2,12.3	154,17.2,12.3	154,17.2,12.3

	CD74AC273E	CD74AC273EE4	CD74AC273M	CD74AC273M96	CD74AC273M96E4	CD74AC273M96G4
RoHS	Compliant	Compliant	Compliant	Compliant	Compliant	Compliant
Pb Free	Yes	Yes

下载
Power-Up Behavior of Clocked Devices (Rev. A)
PDF, 34 Kb, 修订版: A, 档案已发布: Feb 6, 2015
下载
Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
PDF, 43 Kb, 档案已发布: Apr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

系列: CD74AC273 (6)