Datasheet Texas Instruments SN74LVTH16374GQLR — 数据表

制造商Texas Instruments
系列SN74LVTH16374
零件号SN74LVTH16374GQLR
Datasheet Texas Instruments SN74LVTH16374GQLR

具有三态输出的3.3V ABT 16位边缘触发D类触发器56-BGA MICROSTAR JUNIOR -40至85

数据表

3.3-V ABT 16-Bit Edge-Triggered D-Type Flip-Flops With 3-State Outputs datasheet
PDF, 766 Kb, 修订版: R, 档案已发布: Aug 23, 2007
从文件中提取

价格

状态

Lifecycle StatusObsolete (Manufacturer has discontinued the production of the device)
Manufacture's Sample AvailabilityNo

打包

Pin56
Package TypeGQL
Industry STD TermBGA MICROSTAR JUNIOR
JEDEC CodeR-PBGA-N
Width (mm)4.5
Length (mm)7
Thickness (mm).75
Pitch (mm).65
Max Height (mm)1
Mechanical Data下载

替代品

ReplacementSN74LVTH16374ZQLR
Replacement CodeP

参数化

3-State OutputYes
Approx. Price (US$)0.52 | 1ku
Bits(#)16
F @ Nom Voltage(Max)(Mhz)160
ICC @ Nom Voltage(Max)(mA)5
Input TypeTTL
Operating Temperature Range(C)-40 to 85
Output Drive (IOL/IOH)(Max)(mA)64/-32
Output TypeTTL
Package GroupSSOP
TSSOP
Package Size: mm2:W x L (PKG)48TSSOP: 101 mm2: 8.1 x 12.5(TSSOP)
48SSOP: 164 mm2: 10.35 x 15.88(SSOP)
RatingCatalog
Schmitt TriggerNo
Technology FamilyLVT
VCC(Max)(V)3.6
VCC(Min)(V)2.7
Voltage(Nom)(V)3.3
tpd @ Nom Voltage(Max)(ns)4.5

生态计划

RoHSNot Compliant
Pb FreeNo

应用须知

  • LVT Family Characteristics (Rev. A)
    PDF, 98 Kb, 修订版: A, 档案已发布: Mar 1, 1998
    To address the need for a complete low-voltage interface solution, Texas Instruments has developed a new generation of logic devices capable of mixed-mode operation. The LVT series relies on a state-of-the-art submicron BiCMOS process to provide up to a 90% reduction in static power dissipation over ABT. LVT devices solve the system need for a transparent seam between the low-voltage and 5-V secti
  • LVT-to-LVTH Conversion
    PDF, 84 Kb, 档案已发布: Dec 8, 1998
    Original LVT devices that have bus hold have been redesigned to add the High-Impedance State During Power Up and Power Down feature. Additional devices with and without bus hold have been added to the LVT product line. Design guidelines and issues related to the bus-hold features, switching characteristics, and timing requirements are discussed.
  • Bus-Hold Circuit
    PDF, 418 Kb, 档案已发布: Feb 5, 2001
    When designing systems that include CMOS devices, designers must pay special attention to the operating condition in which all of the bus drivers are in an inactive, high-impedance condition (3-state). Unless special measures are taken, this condition can lead to undefined levels and, thus, to a significant increase in the device?s power dissipation. In extreme cases, this leads to oscillation of

模型线

制造商分类

  • Semiconductors > Logic > Flip-Flop/Latch/Register > D-Type Flip-Flop