Datasheet Analog Devices AD7524JN — 数据表

a CMOS
8-Bit Buffered Multiplying DAC
AD7524 FEATURES
Microprocessor Compatible (6800, 8085, Z80, Etc.)
TTL/CMOS Compatible Inputs
On-Chip Data Latches
Endpoint Linearity
Low Power Consumption
Monotonicity Guaranteed (Full Temperature Range)
Latch Free (No Protection Schottky Required) FUNCTIONAL BLOCK DIAGRAM APPLICATIONS
Microprocessor Controlled Gain Circuits
Microprocessor Controlled Attenuator Circuits
Microprocessor Controlled Function Generation
Precision AGC Circuits
Bus Structured Instruments GENERAL DESCRIPTION The AD7524 is a low cost, 8-bit monolithic CMOS DAC
designed for direct interface to most microprocessors.
Basically an 8-bit DAC with input latches, the AD7524’s load
cycle is similar to the “write” cycle of a random access
memory. Using an advanced thin-film on CMOS fabrication
process, the AD7524 provides accuracy to 1/8 LSB with a typical power dissipation of less than 10 milliwatts.
A newly improved design eliminates the protection Schottky
previously required and guarantees TTL compatibility when
using a +5 V supply. Loading speed has been increased for …

FEATURES
Microprocessor compatible (6800, 8085, Z80)
TTL-/CMOS-compatible inputs
On-chip data latches
Endpoint linearity
Low power consumption
Monotonicity guaranteed (full temperature range)
Latch free (no protection Schottky required) FUNCTIONAL BLOCK DIAGRAM
VDD
14 VREF 15 10kΩ Supports defense and aerospace applications (AQEC)
Military temperature range (−55°C to +125°C)
Controlled manufacturing baseline
One assembly/test site
One fabrication site
Enhanced product change notification
Qualification data available on request 10kΩ 20kΩ 20kΩ 20kΩ 20kΩ 20kΩ S1 S2 S3 S8 10kΩ 16 RFB
1 OUT1
2 OUT2 CHIP SELECT 12 ENHANCED PRODUCT FEATURES 10kΩ 3 GND DATA LATCHES WRITE 13 AD7524-EP
4 5 6 3 DB7
(MSB) DB6 DB5 DB0
(LSB) DATA INPUTS 01132-001 Enhanced Product CMOS, 8-Bit,
Buffered Multiplying DAC
AD7524-EP Figure 1. APPLICATIONS …

REVISIONS
LTR DESCRIPTION DATE Prepared in accordance with ASME Y14.24 APPROVED Vendor item drawing REV
PAGE
REV
PAGE
REV STATUS
OF PAGES REV
PAGE 1 2 PMIC N/A PREPARED BY
RICK OFFICER Original date of drawing
YY-MM-DD CHECKED BY
RAJESH PITHADIA 13-06-17 4 A
REV 5 6 7 8 9 10 11 12 13 14 15 DLA LAND AND MARITIME
COLUMBUS, OHIO 43218-3990
http://www.landandmaritime.dla.mil/
TITLE
MICROCIRCUIT, DIGITAL-LINEAR, CMOS, 8-BIT,
BUFFERED MULTIPLYING DIGITAL TO ANALOG
CONVERTER, MONOLITHIC SILICON APPROVED BY
CHARLES F. SAFFLE
SIZE AMSC N/A 3 CODE IDENT. NO. DWG NO. V62/12659 16236
PAGE 1 OF 15
5962-V103-12 1. SCOPE
1.1 Scope. This drawing documents the general requirements of a high performance CMOS, 8 bit, buffered multiplying digital to …