Datasheet RA2L2 (Renesas)

制造商Renesas
描述Ultra low power 48 MHz Arm® Cortex®-M23 core, up to 128-KB code flash memory, 16-KB SRAM, USB 2.0 Full-Speed module (USBFS), USB Type-C® interface (USBCC), 12-bit A/D Converter, Security and Safety features.
页数 / 页108 / 1 — Datasheet. RA2L2. Group. R01DS0445EJ0110. Rev.1.10. Renesas. …
文件格式/大小PDF / 2.0 Mb
文件语言英语

Datasheet. RA2L2. Group. R01DS0445EJ0110. Rev.1.10. Renesas. Microcontrollers. Mar. 12,. 2025. Ultra. low. power. 48. MHz. Arm®. Cortex®-M23. core,. up. to

Datasheet RA2L2 Renesas

该数据表的模型线

文件文字版本

Datasheet RA2L2 Group R01DS0445EJ0110 Rev.1.10 Renesas Microcontrollers Mar 12, 2025 Ultra low power 48 MHz Arm® Cortex®-M23 core, up to 128-KB code flash memory, 16-KB SRAM, USB 2.0 Full-Speed module (USBFS), USB Type-C® interface (USBCC), 12-bit A/D Converter, Security and Safety features. Features ■ Arm Cortex-M23 Core ● Clock out support ● Armv8-M architecture ● Maximum operating frequency: 48MHz ■ Up to 54 pins for general I/O ports ● Arm Memory Protection Unit (Arm MPU) with 8 regions ● 5-V tolerance, open drain, input pull-up ● Debug and Trace: DWT, FPB, CoreSight™ MTB-M23 ● CoreSight Debug Port: SW-DP ■ Operating Voltage ● VCC: 1.6 to 5.5 V ■ Memory ● Up to 128-KB code flash memory ■ Operating Temperature and Packages ● 4-KB data flash memory (100,000 program/erase (P/E) cycles) ● Ta = -40℃ to +105℃ ● 16-KB SRAM – 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch) ● Memory protection units (MPU) – 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch) ● 128-bit unique ID – 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch) – 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch) ■ Connectivity – 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch) ● Serial Communications Interface (SCI) × 4 ● Ta = -40℃ to +125℃ – Asynchronous interfaces – 64-pin LQFP (10 mm × 10 mm, 0.5 mm pitch) – 8-bit clock synchronous interface – 48-pin LQFP (7 mm × 7 mm, 0.5 mm pitch) – Simple IIC – 48-pin HWQFN (7 mm × 7 mm, 0.5 mm pitch) – Simple SPI – 32-pin LQFP (7 mm × 7 mm, 0.8 mm pitch) – Smart card interface – 32-pin HWQFN (5 mm × 5 mm, 0.5 mm pitch) ● Serial Peripheral Interface (SPI) × 1 ● I3C bus interface (I3C) × 1 ● USB 2.0 Full-Speed module (USBFS) × 1 ● USB Type-C interface (USBCC) × 1 ● CAN module (CAN) × 1 ● Serial Sound Interface Enhanced (SSIE) × 1 ● Serial Interface UARTA (UARTA) × 2 ■ Analog ● 12-bit A/D Converter (ADC12) ● Temperature Sensor (TSN) ■ Timers ● General PWM Timer 32-bit (GPT32) × 1 ● General PWM Timer 16-bit (GPT16) × 6 ● Low Power Asynchronous General Purpose Timer (AGTW) × 2 ● Watchdog Timer (WDT) ■ Safety ● SRAM parity error check ● Flash area protection ● ADC self-diagnosis function ● Clock Frequency Accuracy Measurement Circuit (CAC) ● Cyclic Redundancy Check (CRC) calculator ● Data Operation Circuit (DOC) ● Port Output Enable for GPT (POEG) ● Independent Watchdog Timer (IWDT) ● GPIO readback level detection ● Register write protection ● Main oscillator stop detection ● Illegal memory access detection ■ Security ● True Random Number Generator (TRNG) ■ System and Power Management ● Low power modes ● Realtime Clock (RTC) ● Event Link Controller (ELC) ● Data Transfer Controller (DTC) ● Key Interrupt Function (KINT) ● Power-on reset ● Low Voltage Detection (LVD) with voltage settings ■ Multiple Clock Sources ● Main clock oscillator (MOSC) (1 to 20 MHz) ● Sub-clock oscillator (SOSC) (32.768 kHz) ● High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz) ● Middle-speed on-chip oscillator (MOCO) (8 MHz) ● Low-speed on-chip oscillator (LOCO) (32.768 kHz) ● Clock trim function for HOCO/MOCO/LOCO ● IWDT-dedicated on-chip oscillator (15 kHz) R01DS0445EJ0110 Rev.1.10 Page 1 of 108 Mar 12, 2025 Document Outline Features 1. Overview 1.1 Function Outline 1.2 Block Diagram 1.3 Part Numbering 1.4 Function Comparison 1.5 Pin Functions 1.6 Pin Assignments 1.7 Pin Lists 2. Electrical Characteristics 2.1 Absolute Maximum Ratings 2.2 DC Characteristics 2.2.1 Tj/Ta Definition 2.2.2 I/O VIH, VIL 2.2.3 I/O IOH, IOL 2.2.4 I/O VOH, VOL, and Other Characteristics 2.2.5 Operating and Standby Current 2.2.6 VCC Rise and Fall Gradient and Ripple Frequency 2.2.7 Thermal Characteristics 2.3 AC Characteristics 2.3.1 Frequency 2.3.2 Clock Timing 2.3.3 Reset Timing 2.3.4 Wakeup Time 2.3.5 NMI and IRQ Noise Filter 2.3.6 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 Trigger Timing 2.3.7 CAC Timing 2.3.8 SCI Timing 2.3.9 SPI Timing 2.3.10 I3C Timing 2.3.11 SSIE Timing 2.3.12 UARTA Timing 2.3.13 CLKOUT Timing 2.4 USB Characteristics 2.4.1 USBFS Timing 2.4.2 USBCC Characteristics 2.5 ADC12 Characteristics 2.6 TSN Characteristics 2.7 OSC Stop Detect Characteristics 2.8 POR and LVD Characteristics 2.9 Flash Memory Characteristics 2.9.1 Code Flash Memory Characteristics 2.9.2 Data Flash Memory Characteristics 2.10 Serial Wire Debug (SWD) Appendix 1. Port States in each Processing Mode Appendix 2. Package Dimensions Appendix 3. I/O Registers 3.1 Peripheral Base Addresses 3.2 Access Cycles Revision History General Precautions Notice