Datasheet HMC794LP3E (Analog Devices)

制造商Analog Devices
描述2 GHz Low Noise Programmable Divider (N = 1 to 4)
页数 / 页10 / 1 — HMC794LP3E. 2 GHz LOW NOISE PROGRAMMABLE. DIVIDER (N = 1 to 4). Typical …
文件格式/大小PDF / 788 Kb
文件语言英语

HMC794LP3E. 2 GHz LOW NOISE PROGRAMMABLE. DIVIDER (N = 1 to 4). Typical Applications. Features. Functional Diagram

Datasheet HMC794LP3E Analog Devices

该数据表的模型线

文件文字版本

HMC794LP3E
v01.0612
2 GHz LOW NOISE PROGRAMMABLE DIVIDER (N = 1 to 4) Typical Applications Features
the HMc794LP3e is ideal for: Low noise Floor: -163 dBc/Hz at 10 MHz offset t and -160 dBc/Hz at 100 kHz offset • LO Generation with Low Noise Floor M Programmable Frequency Divider, n = 1, 2, 3 or 4 s • Clock Generators 200 MHz to 2 GHz input Frequency range • Mixer LO Drive s - 50% Duty cycle outputs • Military Applications r up to +10 dBm output Power • Test Equipment o sleep Mode: consumes <1 µA t • Sensors c 16 Lead 3X3 mm sMt Package: 9mm2 e t e
Functional Diagram General Description
the HMc794LP3e is a siGe BicMos low noise programmable frequency divider in a 3x3mm lead- less surface mount package. the circuit can be s & D programmed to divide from n = 1 to n = 4 in the r 200 MHz to 2 GHz input frequency range. the high e level output power (up to 10 dBm) with a very low iD ssB phase noise and 50% duty cycle makes this device ideal for low noise clock generation, Lo iv generation and Lo drive applications. configurable bias controls al ow power minimization of up to 20%. y D c n e u q e r
Electrical Specifications, T = +25° C, Vcc = +5V, Z A o = 50Ω, Bias1 = GND
F Parameter conditions Min. typ. Max. units
RF Input Characteristics
Max rF input Frequency 2 GHz Min rF input Frequency 200 MHz rF input Power note: best ssB Phase noise for Pin > 5 dBm -2 3 10 dBm
Divider Output Characteristics
Programmable in 2 steps Differential output Power -3 10 12 dBm (see the Pout plots for each division ratio) ssB Phase noise @ 10 MHz offset -163 dBc/Hz ssB Phase noise @ 100 kHz offset +5 dBm input Power, 2 GHz input -160 dBc/Hz ssB Phase noise @ 10 kHz offset -153 dBc/Hz Duty cycle for Differential Mode +5 dBm input Power 50 ±3 %
Logic Inputs
viH input High voltage 3 5 v viL input Low voltage 0 0.4 v I F nf o or r p mati r o in cfe ur , d nish e e l d iv b e y r A y a nalo n g d t Devi o p ces i la s c bele o ieve rd d t e o rbs e : H acc iutrtatite e M and ic reli rao bl w e. a H v o e C wever o , nrp o For price, delivery, and to place orders: Analog Devices, Inc., responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other oration, 2 Elizabeth Drive, Chelmsford, MA 01824 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 Phone: 978-250-3343 Fax: 978-250-3373 O rights of third parties that may result from its use. Specifications subject to change without notice. No rd Phoe n r O e: 7 n- 81-li 3 n 2 e a 9-4 t w 70 ww 0 • O . rdh e itt r o it nle i . n co e a m
1
license is granted by implication or otherwise under any patent or patent rights of Analog Devices. t www.analog.com Application Support: Phon Trademarks and registered trademarks are the property of their respective owners. e: 978-250-334 A 3 o pplic r a atio pp n S s u @ p h por ittti : Pte. ho c n o e m : 1-800-ANALOG-D