Datasheet AD9460 (Analog Devices) - 5
| 制造商 | Analog Devices |
| 描述 | 16-Bit, 80 MSPS/105 MSPS ADC |
| 页数 / 页 | 33 / 5 — AD9460. AC SPECIFICATIONS. Table 2. AD9460BSVZ-80 AD9460BSVZ-105. … |
| 文件格式/大小 | PDF / 1.3 Mb |
| 文件语言 | 英语 |
AD9460. AC SPECIFICATIONS. Table 2. AD9460BSVZ-80 AD9460BSVZ-105. Parameter Temp. Min Typ Max Min Typ Max. Unit
该数据表的模型线
文件文字版本
AD9460 AC SPECIFICATIONS
AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, LVDS mode, specified minimum sample rate, 3.4 V p-p differential input, internal trimmed reference (1.7 V mode), AIN = −1.0 dBFS, DCS = AGND (on), SFDR = AGND, unless otherwise noted.
Table 2. AD9460BSVZ-80 AD9460BSVZ-105 Parameter Temp Min Typ Max Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 10 MHz 25°C 77.6 78.4 77.2 78.1 dB Full 77.4 76.9 fIN = 170 MHz 25°C 76.1 76.8 75.0 76.2 dB Full 75.0 74.5 fIN = 225 MHz 25°C 75.7 75.2 dB SIGNAL-TO-NOISE AND DISTORTION (SINAD) fIN = 10 MHz 25°C 76.1 78.0 75.2 77.4 dB Full 74.4 74.5 fIN = 170 MHz 25°C 74.0 76.1 72.0 75.1 dB Full 72.1 71.2 fIN = 225 MHz 25°C 74.6 73.6 dB EFFECTIVE NUMBER OF BITS (ENOB) fIN = 10 MHz 25°C 12.8 12.7 bits fIN = 170 MHz 25°C 12.5 12.4 bits fIN = 225 MHz 25°C 12.3 12.1 bits SPURIOUS-FREE DYNAMIC RANGE (SFDR, SECOND OR THIRD HARMONIC) fIN = 10 MHz 25°C 80 91 80 88 dBc Full 78 76 fIN = 170 MHz 25°C 80 87 78 84 dBc Full 78 74 fIN = 225 MHz 25°C 82 81 dBc WORST SPUR EXCLUDING SECOND OR THIRD HARMONICS fIN = 10 MHz 25°C 94 100 92 98 dBc Full 91 91 fIN = 170 MHz 25°C 90 98 89 98 dBc Full 88 85 fIN = 225 MHz 25°C 97 92 dBc TWO-TONE SFDR fIN = 139.6 MHz @ −7 dBFS, 140.6 MHz @ −7 dBFS 25°C 89 90 dBFS ANALOG BANDWIDTH Full 615 615 MHz Rev. 0 | Page 4 of 32 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION ANALOG INPUT AND REFERENCE OVERVIEW Internal Reference Connection Internal Reference Trim External Reference Operation Analog Inputs CLOCK INPUT CONSIDERATIONS Jitter Considerations POWER CONSIDERATIONS DIGITAL OUTPUTS LVDS Mode CMOS Mode TIMING OPERATIONAL MODE SELECTION Data Format Select Output Mode Select Duty Cycle Stabilizer SFDR Enhancement EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE
AVDD1 = 3.3 V, AVDD2 = 5.0 V, DRVDD = 3.3 V, LVDS mode, specified minimum sample rate, 3.4 V p-p differential input, internal trimmed reference (1.7 V mode), AIN = −1.0 dBFS, DCS = AGND (on), SFDR = AGND, unless otherwise noted.
Table 2. AD9460BSVZ-80 AD9460BSVZ-105 Parameter Temp Min Typ Max Min Typ Max Unit
SIGNAL-TO-NOISE RATIO (SNR) fIN = 10 MHz 25°C 77.6 78.4 77.2 78.1 dB Full 77.4 76.9 fIN = 170 MHz 25°C 76.1 76.8 75.0 76.2 dB Full 75.0 74.5 fIN = 225 MHz 25°C 75.7 75.2 dB SIGNAL-TO-NOISE AND DISTORTION (SINAD) fIN = 10 MHz 25°C 76.1 78.0 75.2 77.4 dB Full 74.4 74.5 fIN = 170 MHz 25°C 74.0 76.1 72.0 75.1 dB Full 72.1 71.2 fIN = 225 MHz 25°C 74.6 73.6 dB EFFECTIVE NUMBER OF BITS (ENOB) fIN = 10 MHz 25°C 12.8 12.7 bits fIN = 170 MHz 25°C 12.5 12.4 bits fIN = 225 MHz 25°C 12.3 12.1 bits SPURIOUS-FREE DYNAMIC RANGE (SFDR, SECOND OR THIRD HARMONIC) fIN = 10 MHz 25°C 80 91 80 88 dBc Full 78 76 fIN = 170 MHz 25°C 80 87 78 84 dBc Full 78 74 fIN = 225 MHz 25°C 82 81 dBc WORST SPUR EXCLUDING SECOND OR THIRD HARMONICS fIN = 10 MHz 25°C 94 100 92 98 dBc Full 91 91 fIN = 170 MHz 25°C 90 98 89 98 dBc Full 88 85 fIN = 225 MHz 25°C 97 92 dBc TWO-TONE SFDR fIN = 139.6 MHz @ −7 dBFS, 140.6 MHz @ −7 dBFS 25°C 89 90 dBFS ANALOG BANDWIDTH Full 615 615 MHz Rev. 0 | Page 4 of 32 Document Outline FEATURES FUNCTIONAL BLOCK DIAGRAM APPLICATIONS GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS EQUIVALENT CIRCUITS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION ANALOG INPUT AND REFERENCE OVERVIEW Internal Reference Connection Internal Reference Trim External Reference Operation Analog Inputs CLOCK INPUT CONSIDERATIONS Jitter Considerations POWER CONSIDERATIONS DIGITAL OUTPUTS LVDS Mode CMOS Mode TIMING OPERATIONAL MODE SELECTION Data Format Select Output Mode Select Duty Cycle Stabilizer SFDR Enhancement EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE