Datasheet Texas Instruments THS3095 — 数据表

制造商Texas Instruments
系列THS3095
Datasheet Texas Instruments THS3095

具有关断功能的单路高电压,低失真,电流反馈运算放大器

数据表

THS309x High-voltage, Low-distortion, Current-feedback Operational Amplifiers datasheet
PDF, 1.5 Mb, 修订版: H, 档案已发布: Dec 31, 2015
从文件中提取

价格

状态

THS3095DTHS3095DDATHS3095DDAG4THS3095DDARTHS3095DG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesYesYesNo

打包

THS3095DTHS3095DDATHS3095DDAG4THS3095DDARTHS3095DG4
N12345
Pin88888
Package TypeDDDADDADDAD
Industry STD TermSOICHSOICHSOICHSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY757575250075
CarrierTUBETUBETUBELARGE T&RTUBE
Device Marking30953095309530953095
Width (mm)3.913.93.93.93.91
Length (mm)4.94.894.894.894.9
Thickness (mm)1.581.481.481.481.58
Pitch (mm)1.271.271.271.271.27
Max Height (mm)1.751.71.71.71.75
Mechanical Data下载下载下载下载下载

参数化

Parameters / ModelsTHS3095D
THS3095D
THS3095DDA
THS3095DDA
THS3095DDAG4
THS3095DDAG4
THS3095DDAR
THS3095DDAR
THS3095DG4
THS3095DG4
2nd Harmonic, dBc6666666666
3rd Harmonic, dBc7474747474
@ MHz1010101010
Acl, min spec gain, V/V11111
Additional FeaturesShutdownShutdownShutdownShutdownShutdown
ArchitectureBipolar,Current FBBipolar,Current FBBipolar,Current FBBipolar,Current FBBipolar,Current FB
BW @ Acl, MHz235235235235235
CMRR(Min), dB6262626262
CMRR(Typ), dB6969696969
GBW(Typ), MHz235235235235235
Input Bias Current(Max), pA1500000015000000150000001500000015000000
Iq per channel(Max), mA10.510.510.510.510.5
Iq per channel(Typ), mA9.59.59.59.59.5
Number of Channels11111
Offset Drift(Typ), uV/C1010101010
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Output Current(Typ), mA250250250250250
Package GroupSOICSO PowerPADSO PowerPADSO PowerPADSOIC
Package Size: mm2:W x L, PKG8SOIC: 29 mm2: 6 x 4.9(SOIC)8SO PowerPAD: 29 mm2: 6 x 4.9(SO PowerPAD)8SO PowerPAD: 29 mm2: 6 x 4.9(SO PowerPAD)8SO PowerPAD: 29 mm2: 6 x 4.9(SO PowerPAD)8SOIC: 29 mm2: 6 x 4.9(SOIC)
Rail-to-RailNoNoNoNoNo
RatingCatalogCatalogCatalogCatalogCatalog
Slew Rate(Typ), V/us73007300730073007300
Total Supply Voltage(Max), +5V=5, +/-5V=103030303030
Total Supply Voltage(Min), +5V=5, +/-5V=101010101010
Vn at 1kHz(Typ), nV/rtHz22222
Vn at Flatband(Typ), nV/rtHz22222
Vos (Offset Voltage @ 25C)(Max), mV33333

生态计划

THS3095DTHS3095DDATHS3095DDAG4THS3095DDARTHS3095DG4
RoHSCompliantCompliantCompliantCompliantCompliant

应用须知

  • Design of Differential Filters for High-Speed Signal Chains (Rev. B)
    PDF, 166 Kb, 修订版: B, 档案已发布: Apr 30, 2010
    Differential filters have many desirable attributes. The task of designing differential filters can seem daunting at first. Single-ended filters designed in any filter design package can be converted to a differential implementation. This application report explores simple conversion techniques for low-pass, high-pass, and band-pass LC filters.
  • Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs
    PDF, 319 Kb, 档案已发布: Jul 14, 2009
  • Interfacing op amps to high-speed DACs, Part 2: Current-sourcing DACs
    PDF, 617 Kb, 档案已发布: Oct 4, 2009
  • Design for a Wideband Differential Transimpedance DAC Output (Rev. A)
    PDF, 438 Kb, 修订版: A, 档案已发布: Oct 17, 2016
    High-speed digital-to-analog converters commonly offer a complementary current output signal. Most output interface implementations use either a resistive load and/or a transformer to convert this current source signal to a voltage. Where a dc-coupled interface is required, a carefully designed differential transimpedance stage can offer an attractive alternative. Design considerations and options
  • Q3 2009 Issue Analog Applications Journal
    PDF, 2.1 Mb, 档案已发布: Jul 14, 2009
  • Voltage Feedback vs. Current Feedback Op Amps
    PDF, 93 Kb, 档案已发布: Nov 30, 1998
    This application report contrasts and compares the characteristics and capabilities of voltage and current feedback operational amplifiers. The report also points out the many similarities between the two versions.
  • Stabilizing Current-Feedback Op Amps While Optimizing Circuit Performance
    PDF, 280 Kb, 档案已发布: Apr 28, 2004
    Optimizing a circuit design with a current-feedback (CFB) op amp is a relatively straightforward task, once one understands how CFB op amps achieve stability. This application note explains a 2nd-order CFB model so that any designer can better understand the flexibility of the CFB op amp. This report also discusses stability analysis, the effects of parasitic components due to PCBs, optimization
  • Q4 2009 Issue Analog Applications Journal
    PDF, 1.5 Mb, 档案已发布: Oct 4, 2009
  • Designing for low distortion with high-speed op amps
    PDF, 277 Kb, 档案已发布: Mar 2, 2005
  • Noise Analysis for High Speed Op Amps (Rev. A)
    PDF, 256 Kb, 修订版: A, 档案已发布: Jan 17, 2005
    As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

模型线

制造商分类

  • Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> High-Speed Op Amps (>=50MHz)