Datasheet Texas Instruments OPA830 — 数据表

制造商Texas Instruments
系列OPA830
Datasheet Texas Instruments OPA830

低功耗,单电源运算放大器

数据表

Low-Power, Single-Supply, Wideband Operational Amplifier datasheet
PDF, 843 Kb, 修订版: F, 档案已发布: Aug 28, 2008
从文件中提取

价格

状态

OPA830IDOPA830IDBVROPA830IDBVRG4OPA830IDBVTOPA830IDBVTG4OPA830IDG4OPA830IDROPA830IDRG4
Lifecycle StatusActive (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)Active (Recommended for new designs)
Manufacture's Sample AvailabilityYesYesNoNoYesNoYesNo

打包

OPA830IDOPA830IDBVROPA830IDBVRG4OPA830IDBVTOPA830IDBVTG4OPA830IDG4OPA830IDROPA830IDRG4
N12345678
Pin85555888
Package TypeDDBVDBVDBVDBVDDD
Industry STD TermSOICSOT-23SOT-23SOT-23SOT-23SOICSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-GR-PDSO-G
Package QTY7530002502507525002500
CarrierTUBELARGE T&RSMALL T&RSMALL T&RTUBELARGE T&RLARGE T&R
Device MarkingOPAA72A72A72OPA830830
Width (mm)3.911.61.61.61.63.913.913.91
Length (mm)4.92.92.92.92.94.94.94.9
Thickness (mm)1.581.21.21.21.21.581.581.58
Pitch (mm)1.27.95.95.95.951.271.271.27
Max Height (mm)1.751.451.451.451.451.751.751.75
Mechanical Data下载下载下载下载下载下载下载下载

参数化

Parameters / ModelsOPA830ID
OPA830ID
OPA830IDBVR
OPA830IDBVR
OPA830IDBVRG4
OPA830IDBVRG4
OPA830IDBVT
OPA830IDBVT
OPA830IDBVTG4
OPA830IDBVTG4
OPA830IDG4
OPA830IDG4
OPA830IDR
OPA830IDR
OPA830IDRG4
OPA830IDRG4
2nd Harmonic, dBc67676767676767
2nd Harmonic(dBc)67
3rd Harmonic, dBc60606060606060
3rd Harmonic(dBc)60
@ MHz55555555
Acl, min spec gain, V/V1111111
Acl, min spec gain(V/V)1
Additional FeaturesN/AN/AN/AN/AN/AN/AN/AN/A
Approx. Price (US$)1.02 | 1ku
ArchitectureBipolar,Voltage FBBipolar,Voltage FBBipolar
Voltage FB
Bipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FBBipolar,Voltage FB
BW @ Acl, MHz310310310310310310310
BW @ Acl(MHz)310
CMRR(Min), dB76767676767676
CMRR(Min)(dB)76
CMRR(Typ), dB80808080808080
CMRR(Typ)(dB)80
GBW(Typ), MHz310310310310310310310
GBW(Typ)(MHz)310
Input Bias Current(Max), pA10000000100000001000000010000000100000001000000010000000
Input Bias Current(Max)(pA)10000000
Iq per channel(Max), mA4.74.74.74.74.74.74.7
Iq per channel(Max)(mA)4.7
Iq per channel(Typ), mA4.254.254.254.254.254.254.25
Iq per channel(Typ)(mA)4.25
Number of Channels1111111
Number of Channels(#)1
Offset Drift(Typ), uV/C25252525252525
Offset Drift(Typ)(uV/C)25
Operating Temperature Range, C-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85
Output Current(Typ), mA80808080808080
Output Current(Typ)(mA)80
Package GroupSOICSOT-23SOT-23SOT-23SOT-23SOICSOICSOIC
Package Size: mm2:W x L, PKG8SOIC: 29 mm2: 6 x 4.9(SOIC)5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)8SOIC: 29 mm2: 6 x 4.9(SOIC)8SOIC: 29 mm2: 6 x 4.9(SOIC)8SOIC: 29 mm2: 6 x 4.9(SOIC)
Package Size: mm2:W x L (PKG)5SOT-23: 8 mm2: 2.8 x 2.9(SOT-23)
Rail-to-RailIn to V-,OutIn to V-,OutIn to V-
Out
In to V-,OutIn to V-,OutIn to V-,OutIn to V-,OutIn to V-,Out
RatingCatalogCatalogCatalogCatalogCatalogCatalogCatalogCatalog
Slew Rate(Typ), V/us600600600600600600600
Slew Rate(Typ)(V/us)600
Total Supply Voltage(Max), +5V=5, +/-5V=1011111111111111
Total Supply Voltage(Max)(+5V=5, +/-5V=10)11
Total Supply Voltage(Min), +5V=5, +/-5V=102.82.82.82.82.82.82.8
Total Supply Voltage(Min)(+5V=5, +/-5V=10)2.8
Vn at 1kHz(Typ), nV/rtHz9.59.59.59.59.59.59.5
Vn at Flatband(Typ), nV/rtHz9.29.29.29.29.29.29.2
Vn at Flatband(Typ)(nV/rtHz)9.2
Vos (Offset Voltage @ 25C)(Max), mV7777777
Vos (Offset Voltage @ 25C)(Max)(mV)7

生态计划

OPA830IDOPA830IDBVROPA830IDBVRG4OPA830IDBVTOPA830IDBVTG4OPA830IDG4OPA830IDROPA830IDRG4
RoHSCompliantCompliantNot CompliantCompliantCompliantCompliantCompliantCompliant
Pb FreeNo

应用须知

  • Importing a SPICE Netlist into TINA7-TI (Rev. A)
    PDF, 219 Kb, 修订版: A, 档案已发布: Jul 28, 2012
  • RLC Filter Design for ADC Interface Applications (Rev. A)
    PDF, 299 Kb, 修订版: A, 档案已发布: May 13, 2015
    As high performance Analog-to-Digital Converters (ADCs) continue to improve in their performance, the last stage interface from the final amplifier into the converter inputs becomes a critical element in the system design if the full converter dynamic range is desired. This application note describes the performance and design equations for a simple passive 2nd-order filter used successfully in AD
  • Wideband Complementary Current Output DAC Single-Ended Interface
    PDF, 597 Kb, 档案已发布: Jun 21, 2005
    High-speed digital-to-analog converters (DACs) most often use a transformer-coupled output stage. In applications where this configuration is not practical, a single op ampdifferential to single-ended stage has often been used. This application note steps through the exact design equations required to achieve gain matching from each output as well as a matched input impedance to each of the DA
  • ADS5500, OPA695: PC Board Layout for Low Distortion High-Speed ADC Drivers
    PDF, 273 Kb, 档案已发布: Apr 22, 2004
    Once an analog-to-digital converter (ADC) and a driver/interface have been selected for a given application, the next step to achieving excellent performance is laying out the printed circuit board (PCB) that will support the application. This application report describes several techniques for optimizing a high-speed, 14-bit performance, differential driver PCB layout using a wideband operation
  • Measuring Board Parasitics in High-Speed Analog Design
    PDF, 134 Kb, 档案已发布: Jul 7, 2003
    Successful circuit designs using high-speed amplifiers can depend upon understanding and identifying parasitic PCB components. Simulating a design while including PCB parasitics can protect against unpleasant production surprises. This application report discusses an easy method for measuring parasitic components in a prototype or final PC board design by using a standard oscilloscope and low freq
  • Noise Analysis for High Speed Op Amps (Rev. A)
    PDF, 256 Kb, 修订版: A, 档案已发布: Jan 17, 2005
    As system bandwidths have increased an accurate estimate of the noise contribution for each element in the signal channel has become increasingly important. Many designers are not however particularly comfortable with the calculations required to predict the total noise for an op amp or in the conversions between the different descriptions of noise. Considerable inconsistency between manufactu

模型线

制造商分类

  • Semiconductors> Amplifiers> Operational Amplifiers (Op Amps)> High-Speed Op Amps (>=50MHz)